

# ESD Protection Diode Single Line CAN/LIN Bus Protector NSQA6V8AW5T2 Series

This integrated surge protection device (surge protection) is designed for applications requiring transient overvoltage protection. It is intended for use in sensitive equipment such as computers, printers, business machines, communication systems, medical equipment, and other applications. Its integrated design provides very effective and reliable protection for four separate lines using only one package. These devices are ideal for situations where board space is at a premium.

#### **Features**

- Low Clamping Voltage
- Small SC-88A SMT Package
- Stand Off Voltage: 5 V
- Low Leakage Current < 1 μA
- Four Separate Unidirectional Configurations for Protection
- ESD Protection: IEC61000-4-2: Level 4

MILSTD 883C - Method 3015-6: Class 3

• These Devices are Pb-Free and are RoHS Compliant

#### Renefits

- Provides Protection for ESD Industry Standards: IEC 61000, HBM
- Minimize Power Consumption of the System
- Minimize PCB Board Space

#### **Typical Applications**

- Instrumentation Equipment
- · Serial and Parallel Ports
- Microprocessor Based Equipment
- Notebooks, Desktops, Servers
- Cellular and Portable Equipment

### MAXIMUM RATINGS (T<sub>A</sub> = 25 °C unless otherwise noted)

Symbol	Rating	Value	Unit
P <sub>PK</sub>	Peak Power Dissipation $8 \times 20~\mu sec$ Double Exponential Waveform (Note 1)	20	W
P <sub>D</sub>	Steady State Power – 1 Diode (Note 2)	380	mW
$R_{ hetaJA}$	Thermal Resistance – Junction-to-Ambient Above 25 °C, Derate	327 3.05	°C/W mW/°C
TJ	Operating Junction Temperature Range	-40 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-55 to +150	°C
TL	Lead Solder Temperature – Maximum 10 Seconds Duration	260	°C
	IEC ^1000-4-2 (ESD) Contact	±8.0	kV


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Non-repetitive current pulse per Figure 6.
- Only 1 diode under power. For all 4 diodes under power, P<sub>D</sub> will be 25%. Mounted on FR4 board with min pad.

See Application Note <u>AND8308/D</u> for further description of survivability specs.



SC-88A/SOT-353 CASE 419A-02



#### **MARKING DIAGRAM**



x = H for NSQA6V8AW5T2 = X for NSQA12VAW5T2

M = Date CodePb-Free Package

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NSQA6V8AW5T2G	SC-88A (Pb-Free)	3,000 / Tape & Reel

#### **DISCONTINUED** (Note 1)


NSQA12VAW5T2G	SC-88A	3,000 /
	(Pb-Free)	Tape & Reel

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
- DISCONTINUED: This device is not available. Please contact your onsemi representative for information. The most current information on this device may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.

#### **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25 °C unless otherwise noted)

Symbol	Parameter
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current
V <sub>C</sub>	Clamping Voltage @ IPP
V <sub>RWM</sub>	Working Peak Reverse Voltage
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>
$V_{BR}$	Breakdown Voltage @ I <sub>T</sub>
I <sub>T</sub>	Test Current
l <sub>F</sub>	Forward Current
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>
P <sub>pk</sub>	Peak Power Dissipation
С	Capacitance @ V <sub>R</sub> = 0 and f = 1.0 MHz



рF

15

Figures 1 and 2

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25 °C unless otherwise noted)

Symbol	Characteristic	Min	Тур	Max	Unit
NSQA6V8A	W5T2	•			
V <sub>BR</sub>	Breakdown Voltage (I <sub>T</sub> = 1 mA) (Note 3)	6.4	6.8	7.1	V
I <sub>R</sub>	Leakage Current (V <sub>RWM</sub> = 5.0 V)	-	-	1.0	μΑ
V <sub>C</sub>	Clamping Voltage 1 (I <sub>PP</sub> = 1.6 A) (Note 4)	-	-	13	٧
I <sub>PP</sub>	Maximum Peak Pulse Current (Note 4)	-	-	1.6	Α
CJ		- -	12 6.7	15 9.5	pF
V <sub>C</sub>	Clamping Voltage – Per IEC61000-4-2 Figures 1 and 2				V
NSQA12VA	W5T2				
$V_{BR}$	Breakdown Voltage (I <sub>T</sub> = 5 mA) (Note 3)	11.4	12.0	12.7	V
I <sub>R</sub>	Leakage Current (V <sub>RWM</sub> = 9.0 V)	-	-	0.05	μΑ
Z <sub>Z</sub>	Zener Impedence (I <sub>T</sub> = 5 mA)	-	-	30	Ω
V <sub>C</sub>	Clamping Voltage 1 (I <sub>PP</sub> = 0.9 A) (Note 4)	-	-	23	٧
lpp	Maximum Peak Pulse Current (Note 4)	_	_	0.9	Α

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 $- (V_R = 0 V, f = 1 MHz)$ 

3. V<sub>BR</sub> is measured at pulse test current I<sub>T</sub>.

Junction Capacitance

4. Surge current waveform per Figure 5.

 $C_J$ 

 $V_{\mathsf{C}}$ 

5. For test procedure see Figures 3 and 4 and Application Note AND8307/D.

Clamping Voltage - Per IEC61000-4-2 (Note 5)

See Application Note <u>AND8308/D</u> for detailed explanations of datasheet parameters.




Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC61000-4-2




Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2

#### IEC 61000-4-2 Spec.

	•			
Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note <u>AND8308/D</u> – Interpretation of Datasheet Parameters for ESD Devices.

### **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. **onsemi** has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how **onsemi** creates these screenshots and how to interpret them please refer to <u>AND8307/D</u>.




Figure 5. 8 x 20 µs Pulse Waveform




Figure 6. Pulse Width

Figure 7. Power Derating Curve




Figure 8. Reverse Leakage versus Temperature

Figure 9. Capacitance




Figure 10. Forward Voltage

### **REVISION HISTORY**

Revision	Description of Changes	Date
8	NSQA12VAW5T2G OPN Marked as Discontinued + Rebranding to <b>onsemi</b> format.	10/08/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.





0

5X b

◆ 0.2 M B M



#### SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M

**DATE 11 APR 2023** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETERS
- 419A-01 DBSDLETE. NEW STANDARD 419A-02
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS,

DIM	MILLIMETERS				
الملتط	MIN.	N□M.	MAX.		
А	0.80	0.95	1.10		
A1			0.10		
A3	0.20 REF				
b	0.10	0.20	0.30		
С	0.10		0.25		
D	1.80	2.00	2,20		
Е	2.00	2.10	2.20		
E1	1.15	1.25	1.35		
е	0,65 BSC		С		
L	0.10	0.15	0.30		

- OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.

	•	,	
Ţ <sup>0,40</sup>	0.50	——————————————————————————————————————	0.65
	1.90	o—	

#### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

# **GENERIC MARKING DIAGRAM\***



\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 2: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE	STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1	STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2	STYLE 5: PIN 1. CATHODE 2. COMMON ANODE 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4
STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE 1	STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42984B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88A (SC-70-5/SOT-353)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales