

Dual Common Base-Collector Bias Resistor Transistors

NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

NSTB1005DXV5T1G

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. The NSTB1005DXV5T1 contains two complementary BRT devices are housed in the SOT-553 package which is ideal for low power surface mount applications where board space is at a premium.

Features


- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- This is a Pb-Free Device

MAXIMUM RATINGS ($T_A = 25^{\circ}\text{C}$ unless otherwise noted, common for Q_1 and Q_2 , – minus sign for Q_1 (PNP) omitted)

Symbol	Rating	Value	Unit
V _{CBO}	Collector-Base Voltage	50	Vdc
V _{CEO}	Collector-Emitter Voltage	50	Vdc
I _C	Collector Current	100	mAdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.





MARKING DIAGRAM



UC = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NSTB1005DXV5T1G	SOT-553 (Pb-Free)	4,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Characteristic (One Junction Heated)	Max	Unit
P _D	Total Device Dissipation T _A = 25°C (Note 1) Derate above 25°C (Note 1)	357 2.9	mW mW/°C
$R_{ heta JA}$	Thermal Resistance – Junction-to-Ambient (Note 1)	350	°C/W
Symbol	Characteristic (Both Junctions Heated)	Max	Unit
P _D	Total Device Dissipation T _A = 25°C (Note 1) Derate above 25°C (Note 1)	500 4.0	mW mW/°C
$R_{ hetaJA}$	Thermal Resistance – Junction-to-Ambient (Note 1)	250	°C/W
T _J , T _{stg}	Junction and Storage Temperature	-55 to +150	°C


1

^{1.} FR-4 @ Minimum Pad

NSTB1005DXV5T1G

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Characteristic	Min	Тур	Max	Unit
Q1 TRANSI	STOR: PNP - OFF CHARACTERISTICS	•			
I _{CBO}	Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	-	-	100	nAdc
I _{CEO}	Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)	-	-	500	nAdc
I _{EBO}	Emitter-Base Cutoff Current (V _{EB} = 6.0 V, I _C = 0)	-	-	0.1	mAdc
V _{(BR)CBO}	Collector–Base Breakdown Voltage ($I_C = 10 \mu A, I_E = 0$)	50	-	-	Vdc
V _{(BR)CEO}	Collector–Emitter Breakdown Voltage (I _C = 2.0 mA, I _B = 0)	50	_	-	Vdc
ON CHARA	CTERISTICS				
h _{FE}	DC Current Gain	80	140	-	
V _{CE(sat)}	Collector–Emitter Saturation Voltage (I _C = 10 mA, I _E = 0.3 mA)	-	-	0.25	Vdc
V _{OL}	Output Voltage (on) (V _{CC} = 5.0 V, V _B = 3.5 V, R _L = 1.0 k Ω)	-	-	0.2	Vdc
V _{OH}	Output Voltage (off) (V _{CC} = 5.0 V, V _B = 0.5 V, R _L = 1.0 k Ω)	4.9	-	-	Vdc
R1	Input Resistor	32.9	47	61.1	kΩ
R ₁ /R ₂	Resistor Ratio	0.8	1.0	1.2	
Q2 TRANSI	STOR: NPN - OFF CHARACTERISTICS				
I _{CBO}	Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	-	_	100	nAdc
I _{CEO}	Collector-Emitter Cutoff Current (V _{CB} = 50 V, I _B = 0)	-	-	500	nAdc
I _{EBO}	Emitter-Base Cutoff Current (V _{EB} = 6.0, I _C = 0)	-	_	0.1	mAdc
ON CHARA	CTERISTICS				
V _{(BR)CBO}	Collector-Base Breakdown Voltage (I _C = 10 μA, I _E = 0)	50	-	-	Vdc
V _{(BR)CEO}	Collector-Emitter Breakdown Voltage (I _C = 2.0 mA, I _B = 0)	50	-	-	Vdc
h _{FE}	DC Current Gain (V _{CE} = 10 V, I _C = 5.0 mA)	80	140	-	
V _{CE(SAT)}	Collector–Emitter Saturation Voltage (I _C = 10 mA, I _B = 0.3 mA)	-	-	0.25	Vdc
V _{OL}	Output Voltage (on) (V _{CC} = 5.0 V, V _B = 2.5 V, R _L = 1.0 k Ω)	-	-	0.2	Vdc
V _{OH}	Output Voltage (off) (V _{CC} = 5.0 V, V_B = 0.5 V, R_L = 1.0 k Ω)	4.9	-	-	Vdc
R1	Input Resistor	33	47	61	kΩ
R1/R2	Resistor Ratio	0.8	1.0	1.2	



NSTB1005DXV5T1G

TYPICAL ELECTRICAL CHARACTERISTICS - PNP TRANSISTOR




Figure 2. $V_{\text{CE(sat)}}$ versus I_{C}




Figure 3. DC Current Gain




Figure 4. Output Capacitance




Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

NSTB1005DXV5T1G

TYPICAL ELECTRICAL CHARACTERISTICS — NPN TRANSISTOR




Figure 7. $V_{CE(sat)}$ versus I_{C}




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current








SOT-553-5 1.60x1.20x0.55, 0.50P CASE 463B ISSUE D

DATE 21 FEB 2024



NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.


DIM	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
А	0.50	0.55	0.60	
b	0.17	0.22	0.27	
С	0.08	0.13	0.18	
D	1.55	1.60	1.65	
E	1.15	1.20	1.25	
е	0.50 BSC			
Н	1.55	1.60	1.65	
L	0.10	0.20	0.30	

STYLE 5:

PIN 1. ANODE 2. EMITTER

3. BASE 4. COLLECTOR

5. CATHODE



RECOMMENDED MOUNTING FOOTPRINT*

* FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE
DOWNLOAD THE ON SEMICONDUCTOR SOLDERING
AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

M = Date Code

3. BASE 4. COLLECTOR

5. COLLECTOR

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may

not follow the Generic Marking. STYLE 1: STYLE 2: PIN 1. CATHODE 2. COMMON ANODE PIN 1. BASE 2. EMITTER

STYLE 6: STYLE 9: STYLE 7 STYLE 8: PIN 1. EMITTER 2 PIN 1. CATHODE 2. COLLECTOR PIN 1. ANODE 2. CATHODE PIN 1. BASE 2. EMITTER 2. BASE 2 3. EMITTER 1 3. BASE 4. COLLECTOR 3. N/C 4. BASE 3. ANODE 4. ANODE 4. COLLECTOR 1

3. CATHODE 2 4. CATHODE 3

CATHODE 4

COLLECTOR 2/BASE 1 5. EMITTER ANODE Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON11127D

DESCRIPTION: SOT-553-5 1.60x1.20x0.55, 0.50P PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 3:

PIN 1. ANODE 1 2. N/C

3. ANODE 2 4. CATHODE 2

CATHODE 1

STYLE 4:

PIN 1. SOURCE 1

5. GATE 2

2. DRAIN 1/2

3. SOURCE 1 4. GATE 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales