

MOSFET - Power, Single N-Channel, TOLL 80 V, 0.79 mΩ, 457 A NTBLSOD8NO8X

Features

- Low Q_{RR}, Soft Recovery Body Diode
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Synchronous Rectification (SR) in DC-DC and AC-DC
- Primary Switch in Isolated DC-DC Converter
- Motor Drives

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage		V_{DSS}	80	V
Gate-to-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	Continuous Drain Current T _C = 25°C		457	Α
	T _C = 100°C		323	
Power Dissipation	T _C = 25°C	P_{D}	325	W
Pulsed Drain Current	T _C = 25°C,	I _{DM}	1629	Α
Pulsed Source Current (Body Diode)	t _p = 100 μs	I _{SM}	1629	
Operating Junction and Storage T Range	T _J , T _{stg}	-55 to +175	°C	
Source Current (Body Diode)		I _S	547	Α
Single Pulse Avalanche Energy (I _{PK} = 103 A)		E _{AS}	530	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Actual continuous current will be limited by thermal & electromechanical application board design.

1

3. E_{AS} of 530 mJ is based on started T_J = 25°C, I_{AS} = 103 A, V_{DD} = 64 V, V_{GS} = 10 V, 100% avalanche tested.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	0.79 m Ω @ 10 V	457 A

N-CHANNEL MOSFET





H-PSOF8L CASE 100CU

MARKING DIAGRAM



A = Assembly Location

Y = Year WW = Work Week

ZZ = Assembly Lot Code 0D8N08 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
NTBLS0D8N08X	H-PSOF8L (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Table 1. THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	0.46	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	43	

Table 2. ELECTRICAL CHARACTERISTICS $(T_J =$	25°C unless otherwise noted)
--	------------------------------

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$\frac{\Delta V_{(BR)DSS}}{\Delta T_J}$	I _D = 1 mA, Referenced to 25°C		35.5		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80 V, T _J = 25°C			2	μΑ
		V _{DS} = 80 V, T _J = 125°C			250	1
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 80 A, T _J = 25°C		0.69	0.79	mΩ
		V _{GS} = 6 V, I _D = 71 A, T _J = 25°C		1	1.26	1
Gate Threshold Voltage	V _{GS(th)}	$V_{GS} = V_{DS}, I_D = 720 \mu A, T_J = 25^{\circ}C$	2.4		3.6	٧
Gate Threshold Voltage Temperature Coefficient	$\Delta V_{GS(th)}/ \Delta T_J$	$V_{GS} = V_{DS}, I_D = 720 \mu A$		-7.95		mV/°C
Forward Transconductance	9FS	V _{DS} = 10 V, I _D = 80 A		485		S
CHARGES, CAPACITANCES & GATE RES	SISTANCE					
Input Capacitance	C _{iss}	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz		12920		pF
Output Capacitance	C _{oss}			3670		
Reverse Transfer Capacitance	C _{rss}			55		
Output Charge	Q _{oss}	1		262		nC
Total Gate Charge	Q _{G(tot)}	V _{DD} = 40 V, I _D = 80 A, V _{GS} = 6 V		109		
		V _{DD} = 40 V, I _D = 80 A, V _{GS} = 10 V		174		
Threshold Gate Charge	Q _{G(th)}			34]
Gate-to-Source Charge	Q _{gs}			54		-
Gate-to-Drain Charge	Q_{gd}			32		
Gate Plateau Voltage	V _{gp}			4.6		V
Gate Resistance	R_{g}	f = 1 MHz		0.5		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t _{d(on)}	Resistive Load, V _{GS} = 0/10 V,		34		ns
Rise Time	t _r	$V_{DD} = 40 \text{ V}, I_D = 80 \text{ Å}, R_G = 2.5 \Omega$		15		1
Turn-Off Delay Time	t _{d(off)}			70		1
Fall Time	t _f			20]
SOURCE-TO-DRAIN DIODE CHARACTE	RISTICS					
Forward Diode Voltage	V_{SD}	$I_S = 80 \text{ A}, V_{GS} = 0 \text{ V}, T_J = 25^{\circ}\text{C}$		0.8		V
		I _S = 80 A, V _{GS} = 0 V, T _J = 125°C		0.66		1
Reverse Recovery Time	t _{rr}	V _{GS} = 0 V, I _S = 80 A		48		ns
Charge Time	ta	dl/dt = 1000 A/μs, V _{DD} = 40 V		27		7
Discharge Time	t _b			49		
Reverse Recovery Charge	Q _{rr}			464		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. Normalized On-Resistance vs. **Junction Temperature**





Figure 6. Drain Leakage Current vs. Drain Voltage

TYPICAL CHARACTERISTICS



V_{DS}, Drain to Source Voltage (V)

Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Characteristics




Figure 11. Safe Operating Area (SOA)




Figure 12. Avalanche Current vs. Pulse Time (UIS)

TYPICAL CHARACTERISTICS




Figure 13. Gate Threshold Voltage vs. Junction Temperature

Figure 14. Maximum Current vs. Case Temperature





Figure 15. Transient Thermal Response



В (2x) a ccc D2 (2x) TERMINAL 1 CORNER Α INDEX AREA <u>5</u> (DATUM A) b (8x) bbbM C A B D4 (2x) E2 (2x) ddd(M) C L2 (8x) ·L1 🙆 SECTION "A-A" TOP VIEW DETAIL "B" η(4X) Θ // aaa C SIDE VIEW D1 DETAIL "B" SCALE: 2X D5 (2x) D6 D3 (2x) (2x)L3 (DATUM A) F6 (3x)E1 E3 E4 F5 √ b2 (8x)

H-PSOF8L 11.68x9.80x2.30, 1.20P CASE 100CU **ISSUE F**

DATE 30 JUL 2024



RECOMMENDATION *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

HATCHED AREA

SCALE: 2X

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL.
 8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
Α	2.20	2.30	2.40	
A1	1.70	1.80	1.90	
b	0.70	0.80	0.90	
b1	9.70	9.80	9.90	
b2	0.35	0.45	0.55	
С	0.40	0.50	0.60	
D	10.28	10.38	10.48	
D/2	5.09	5.19	5.29	
D1	10.98	11.08	11.18	
D2	3.20	3.30	3.40	
D3	2.60	2.70	2.80	
D4	4.45	4.55	4.65	
D5	3.20	3.30	3.40	
D6	0.55	0.65	0.75	
E	9.80	9.90	10.00	
E1	7.30	7.40	7.50	
E2	0.30	0.40	0.50	
E3	7.40	7.50	7.60	
E4	8.20	8.30	8.40	

DIM	MIL	LIMETE	RS
D _{II} VI	MIN.	NOM.	MAX.
E5	9.36	9.46	9.56
E6	1.10	1.20	1.30
E7	0.15	0.18	0.21
е		1.20 BSC	;
e/2	(0.60 BSC	;
Н	11.58	11.68	11.78
H/2	5.74	5.84	5.94
H1		7.15 BSC	;
L	1.90	2.00	2.10
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
L3	0.70	0.80	0.90
θ		10° REF	
θ1	10° REF		
aaa	0.20		
bbb	0.25		
ccc	0.20		
ddd	0.20		
eee	0.10		

GENERIC MARKING DIAGRAM*

HEAT SLUG TERMINAL

Α = Assembly Location

BOTTOM VIEW

D/2

= Year

<u>/8</u>\

L (8x)

(DATUM B)

WW = Work Week

= Assembly Lot Code XXXX = Specific Device Code

AYWWZZ XXXXXXX XXXXXXX

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 11.68x9.80x2.30, 1.20P		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales