MOSFET – Power, Dual, N-Channel, Power Clip, Trench, Asymmetric 30 V

NTMFD001N03P9

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications


- DC-DC Converters
- System Voltage Rails



ON Semiconductor®

www.onsemi.com

FET	V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1	30 V	5.0 mΩ @ 10 V	57 A
Qı	30 V	6.5 mΩ @ 4.5 V	37 A
Q2	30 V	1.0 mΩ @ 10 V	165 A
Q2		1.2 mΩ @ 4.5 V	105 A




MARKING DIAGRAM

\$Y&Z&3&K 39HN

\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code 39HN = Specific Device Code

ELECTRICAL CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.

Table 1. MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter				Q1	Q2	Unit
Drain-to-Source Voltage	V_{DSS}	30	30	V		
Gate-to-Source Voltage				±20	+16 V -12 V	V
Continuous Drain Current R _{0JC} (Note 3)	Steady State	T _C = 25°C	I _D	57	165	Α
		T _C = 85°C		41	119	
Power Dissipation $R_{\theta JC}$ (Note 3)		T _C = 25°C	P_{D}	25	41	W
Continuous Drain Current R _{0JA} (Note 1, 3)	Steady State	T _A = 25°C	I _D	16	38	Α
		T _A = 85°C		12	27	
Power Dissipation R _{0JA} (Note 1, 3)		T _A = 25°C	P_{D}	2.1	2.3	W
Continuous Drain Current R _{0JA} (Note 2, 3)	Steady State	T _A = 25°C	I _D	11	25	Α
		T _A = 85°C		8	18	
Power Dissipation R _{0JA} (Note 2, 3)		T _A = 25°C	P_{D}	0.96	1.04	W
Pulsed Drain Current	T _A = 25°C,	t _p = 10 μs	I _{DM}	300	500	Α
Single Pulse Drain-to-Source Avalanche Energy Q1: $I_L = 5.3 A_{pk}$, $L = 3 mH$ (Note 4) Q2: $I_L = 8.35 A_{pk}$, $L = 3 mH$ (Note 4)	•		E _{AS}	42	104	mJ
Operating Junction and Storage Temperature				-55 to 150		°C
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			T _L	260		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 2. THERMAL RESISTANCE RATINGS

Parameter	Symbol	Q1 Max	Q2 Max	Units
Junction-to-Case - Steady State (Note 1, 3)	Rejc	5.0	3.0	°C/W
Junction-to-Ambient - Steady State (Note 1, 3)	RθJA	60	55	
Junction-to-Ambient - Steady State (Note 2, 3)	RθJA	130	120	

Surface-mounted on FR4 board using 1 in² pad size, 2 oz Cu pad.
 Surface-mounted on FR4 board using minimum pad size, 2 oz Cu pad.

^{3.} The entire application environment impacts the thermal resistance values shown. They are not constants and are only valid for the particular conditions noted. Actual continuous current will be limited by thermal & electro-mechanical application board design. R_{OCA} is determined

by the user's board design.

4. Q1 100% UIS tested at L = 0.1 mH, I_{AS} = 20 A. Q2 100% UIS tested at L = 0.1 mH, I_{AS} = 47 A.

Table 3. ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter	Symbol	Test Condition	FET	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•	L	<u> </u>		.1
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Q1	30			V
		V _{GS} = 0 V, I _D = 1 mA	Q2	30			
Drain-to-Source Breakdown Voltage	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C	Q1		15		mV/°C
Temperature Coefficient	T _J	I _D = 50 mA, ref to 25°C	Q2		16		
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	Q1			1	μΑ
		$V_{DS} = 24 \text{ V}$	Q2			500	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$	Q1			100	nA
		$V_{DS} = 0 \text{ V}, V_{GS} = 16 \text{ V}$	Q2			100	
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1	1.0		3.0	V
		$V_{GS} = V_{DS}$, $I_D = 1 \text{ mA}$	Q2	1.0		3.0	
Threshold Temperature Coefficient	V _{GS(TH)}	$I_D = 250 \mu\text{A}$, ref to 25°C	Q1		-5		mV/°C
	/T _J	$I_D = 50 \text{ mA}, \text{ ref to } 25^{\circ}\text{C}$	Q2		-3		
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 17 A	Q1		4.5	5.0	mΩ
		V _{GS} = 4.5 V, I _D = 14 A			5.4	6.5	
		V _{GS} = 10 V, I _D = 40 A	Q2		0.75	1.0	
		V _{GS} = 4.5 V, I _D = 37 A			0.9	1.2	
Forward Transconductance	9FS	$V_{DS} = 5 \text{ V}, I_{D} = 14 \text{ A}$	Q1		93		S
		$V_{DS} = 5 \text{ V}, I_{D} = 37 \text{ A}$	Q2		248		
Gate Resistance	R_{G}	T _A = 25°C	Q1		1		Ω
		1A - 23 O	Q2		1		
CHARGES & CAPACITANCES							
Input Capacitance	C _{ISS}		Q1		1224		pF
			Q2		6575		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, V _{DS} = 15 V,	Q1		397		pF
		f = 1 MHz	Q2		2086		
Reverse Capacitance	C _{RSS}		Q1		42		pF
			Q2		138		
Total Gate Charge	$Q_{G(TOT)}$		Q1		7.9		nC
		Q1: V _{GS} = 4.5 V,	Q2		43		
Gate-to-Drain Charge	Q _{GD}	$V_{DS} = 15 \text{ V}, I_{D} = 14 \text{ A}$	Q1		2.0		nC
		Q2: V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 37 A	Q2		9.5		
Gate-to-Source Charge	Q_{GS}	00 - 1, 10 -771	Q1		3.1		nC
			Q2		15.8		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V}, I_D = 1$	14 A Q1		17		nC
		$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V}, I_D = 30 \text{ V}$	37 A Q2		93		

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2% 6. Switching characteristics are independent of operating junction temperatures

Table 3. ELECTRICAL CHARACTERISTICS (T $_J$ = 25 $^{\circ}$ C unless otherwise stated)

Parameter	Symbol	Test Condition		FET	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS	6, VGS = 4.5 V (No	te 6)		•				
Turn-On Delay Time	t _{d(ON)}			Q1		36		ns
				Q2		12.6		
Rise Time	t _{r(ON)}	$V_{GS} = 4.5 \text{ V}$ Q1: $I_D = 14 \text{ A}, V_{DD} = 15 \text{ V},$ $R_G = 6 \Omega$		Q1		30.7		ns
				Q2		21.5		1
Turn-Off Delay Time	t _{d(OFF)}	Q2: I _D = 37 A,	V _{DD} = 15 V,	Q1		64.7		ns
		R _G = 6	$\delta \Omega$	Q2		17.5		
Fall Time	t _f			Q1		23.5		ns
				Q2		7.3		
SWITCHING CHARACTERISTICS	6, VGS = 10 V (Note	e 6)						
Turn-On Delay Time	t _{d(ON)}			Q1		8.0		ns
				Q2		8.6		
Rise Time	t _{r(ON)}	V _{GS} =	10 V	Q1		2.0		ns
		Q1: $I_D = 17 \text{ A}, V_{DD} = 15 \text{ V},$ $R_G = 6 \Omega$		Q2		18.2		
Turn-Off Delay Time	t _{d(OFF)}	Q2: I _D = 40 A, '		Q1		23.5		ns
		$R_G = 0$	3 Ω	Q2		4.5		
Fall Time	t _f			Q1		2.0		ns
				Q2		4.5		
SOURCE-TO-DRAIN DIODE CH	ARACTERISTICS							
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C	Q1		0.79	1.2	V
		I _S = 14 A	T _J = 125°C			0.66		
		V _{GS} = 0 V,	T _J = 25°C	Q2		0.77	1.2	
		I _S = 37 A	T _J = 125°C]		0.63		
Reverse Recovery Time	t _{RR}	$\begin{array}{c} t_{RR} & V_{GS} = 0 \ V \\ & Q1: \ I_{S} = 14 \ A, \ dI/dt = 100 \ A/\mu s \\ & Q2: \ I_{S} = 37 \ A, \ dI/dt = 240 \ A/\mu s \end{array}$		Q1		23		ns
				Q2		4.6		
Reverse Recovery Charge	Q _{RR}			Q1		8.0		nC
				Q2		68.3		1

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2% 6. Switching characteristics are independent of operating junction temperatures




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation





Figure 8. Gate-to-Source Voltage vs. Total Charge



 R_G , GATE RESISTANCE (Ω)




Figure 10. Diode Forward Voltage vs. Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche




Figure 13. Thermal Response




Figure 14. On-Region Characteristics




Figure 15. Transfer Characteristics




Figure 16. On-Resistance vs. Gate-to-Source Voltage




Figure 17. On-Resistance vs. Drain Current and Gate Voltage




Figure 18. On-Resistance Variation with Temperature




Figure 19. Drain-to-Source Leakage Current vs. Voltage




Figure 20. Capacitance Variation




Figure 21. Gate-to-Source Voltage vs. Total Charge




Figure 22. Resistive Switching Time Variation vs. Gate Resistance




Figure 23. Diode Forward Voltage vs. Current




Figure 24. Maximum Rated Forward Biased Safe Operating Area




Figure 25. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS - Q2




Figure 26. Transient Thermal Impedance

ORDERING INFORMATION

Device	Package	Shipping
NTMFD001N03P9	DFN8 (Pb-Free)	3000 / Tape & Reel









PQFN8 5.00x6.00x0.75, 1.27P CASE 483AR ISSUE D


DATE 06 NOV 2023

NOTES: UNLESS OTHERWISE SPECIFIED

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229, DATED 11/2001.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH, MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.







RECOMMENDED LAND PATTERN *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13666G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	PQFN8 5.00x6.00x0.75, 1.2	7P	PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

b

(8X)

e1

-D2 **BOTTOM VIEW**

0.10M C A B 0.05M C

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales