MOSFET – Power, Dual, N-Channel, SO8FL

30 V, High Side 18 A / Low Side 27 A

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- DC-DC Converters
- System Voltage Rails
- Point of Load




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	7.3 mΩ @ 10 V	10 /
30 V	10.8 mΩ @ 4.5 V	18 A
Q2 Bottom	3.4 m Ω @ 10 V	27 A
FET 30 V	5.2 mΩ @ 4.5 V	21 A



PIN CONNECTIONS







MARKING

4C20N = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage			Q1	V _{DSS}	30	V
Drain-to-Source Voltage			Q2			
Gate-to-Source Voltage			Q1	V _{GS}	±20	V
Gate-to-Source Voltage			Q2			
Continuous Drain Current R _{θJA} (Note 1)		T _A = 25°C	Q1	I _D	12	
		T _A = 85°C	1		8.6	1.
		T _A = 25°C	Q2		18	A
		T _A = 85°C	1		13	1
Power Dissipation		T _A = 25°C	Q1	P_{D}	1.88	W
RθJA (Note 1)			Q2		1.97	1
Continuous Drain Current $R_{\theta JA} \le 10$ s (Note 1)	1	T _A = 25°C	Q1	I _D	18.2	
		T _A = 85°C			13.1	1.
	Steady	T _A = 25°C	Q2		27.4	A
	State	T _A = 85°C	1		19.8	1
Power Dissipation		T _A = 25°C	Q1	P_{D}	4.37	W
$R_{\theta JA} \le 10 \text{ s (Note 1)}$			Q2		4.6	
Continuous Drain Current		T _A = 25°C	Q1	I _D	9.1	
R _{θJA} (Note 2)		T _A = 85°C	1		6.6	1
		T _A = 25°C	Q2		13.7	A
		T _A = 85°C	1		9.9	1
Power Dissipation		T _A = 25 °C	Q1	P_{D}	1.09	W
R _{θJA} (Note 2)			Q2		1.15	1
Pulsed Drain Current	•	TA = 25°C	Q1	I _{DM}	55	Α
		tp = 10 μs	Q2		82	1
Operating Junction and Storage Temperature			Q1	T _J , T _{STG}	-55 to +150	°C
			Q2			
Source Current (Body Diode)			Q1	I _S	4.0	Α
			Q2		4.2	1
Drain to Source DV/DT				dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T	_J = 25C, V _{DD}	I _L = 18 A _{pk}	Q1	EAS	16	mJ
= 50 V, V_{GS} = 10 V, L = 0.1 mH, R_G = 25 Ω)		I _L = 29 A _{pk}	Q2	EAS	42	1
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)				T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm².

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	FET	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	Q1	$R_{\theta JA}$	66.5	
	Q2		63.3	1
Junction-to-Ambient - Steady State (Note 4)	Q1	$R_{\theta JA}$	114.3	
	Q2		108.7	0000
Junction–to–Ambient – (t ≤ 10 s) (Note 3)	Q1	$R_{ heta JA}$	28.6	°C/W
	Q2		27.2	1
Junction-to-Case - (Drain)	Q1	$R_{ heta JC}$	5.4	
	Q2		3.7	

FLECTRICAL CHARACTERISTICS (T. - 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Breakdown	Q1	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		30			V
Voltage	Q2		V _{GS} = 0 V, I _E) = 1 mA	30			
Drain-to-Source Breakdown	Q1	V _{(BR)DSS} / T _{.I}				14.5		mV/°C
Voltage Temperature Coefficient	Q2	IJ				12		
Zero Gate Voltage Drain Cur-	Q1	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1	μΑ
rent			$V_{DS} = 24 \text{ V}$	T _J = 125°C			10	
	Q2		V _{GS} = 0 V, V _{DS} = 24 V	T _J = 25°C			10	
Gate-to-Source Leakage Cur-	Q1	I _{GSS}	V _{DS} = 0 V, V _G	_S = ±20 V			±100	nA
rent	Q2				±100			
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	Q1	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.3		2.1	V
		4			———			-1

Gate Threshold Voltage	Q1	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.3		2.1	V
	Q2				1.3		2.1	
Negative Threshold Temper-	Q1	V _{GS(TH)} / T. _I				4.7		mV/°C
ature Coefficient	Q2	IJ				5.1		
Drain-to-Source On Resist-	Q1	R _{DS(on)}	V _{GS} = 10 V	I _D = 10 A		5.8	7.3	
ance			V _{GS} = 4.5 V	I _D = 10 A		8.7	10.8	
	Q2		V _{GS} = 10 V	I _D = 20 A		2.7	3.4	mΩ
			V _{GS} = 4.5 V	I _D = 20 A		4.0	5.2	
Forward Transconductance	Q1	9FS	V _{DS} = 1.5 V, I	_D = 10 A		43		S
	Q2					68		

Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm².

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	FET	Symbol	Test Cor	ndition	Min	Тур	Max	Unit
CHARGES, CAPACITANCES	& GATE RE	SISTANCE	•			•		
	Q1					970		
Input Capacitance	Q2	C _{ISS}				1950		
0.1.10.11	Q1		1 ., ., .,			430		_
Output Capacitance	Q2	C _{OSS}	$V_{GS} = 0 \text{ V, } f = 1 \text{ M}$	IHz, V _{DS} = 15 V		990		pF
	Q1					125		
Reverse Capacitance	Q2	C _{RSS}						
T	Q1					9.3		
Total Gate Charge	Q2	$Q_{G(TOT)}$				13		
T	Q1					1.6		
Threshold Gate Charge	Q2	$Q_{G(TH)}$				3.3		
	Q1		$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 10 \text{ A}$			3.3		nC
Gate-to-Source Charge	Q2	Q_{GS}				6.0		
	Q1		_		4.2			
Gate-to-Drain Charge	Q2	Q_{GD}				3.0		
	Q1					19		_
Total Gate Charge	Q2	$Q_{G(TOT)}$	V_{GS} = 10 V, V_{DS} =	= 15 V; I _D = 10 A		29		nC
SWITCHING CHARACTERIST	ICS (Note 6	i)	•					
	Q1					9.0		
Turn-On Delay Time	Q2	t _{d(ON)}	J)			11		-
	Q1		7			33		
Rise Time	Q2	t _r	Voc = 4.5 V		32		ns	
	Q1		I _D = 15 A, R	V_{GS} = 4.5 V, V_{DS} = 15 V, I_D = 15 A, R_G = 3.0 Ω		15		
Turn-Off Delay Time	Q2	t _{d(OFF)}				20		- - -
	Q1		_			5.0		
Fall Time	Q2	t _f				5.0		
SWITCHING CHARACTERIST	ICS (Note 6	5)	I					
	Q1					6.0		
Turn-On Delay Time	Q2	t _{d(ON)}				8.0		
	Q1		1			26		
Rise Time	Q2	t _r	Voc - 10 V V	/ _{DO} = 15 V		26		ns
	Q1		V _{GS} = 10 V, \ I _D = 15 A, F	$I_{\rm G} = 3.0 \Omega$		18		
Turn-Off Delay Time	Q2	t _{d(OFF)}				25		
	Q1		1			4.0		1
Fall Time	Q2	t _f				4.0		
DRAIN-SOURCE DIODE CHA	RACTERIS	TICS				ı		
			Voc - 0 V	T _J = 25°C		0.75	1.0	
	Q1		$V_{GS} = 0 V$, $I_S = 3 A$	T _J = 125°C		0.62		- v
Forward Voltage		V_{SD}	V_{SD} $V_{GS} = 0 V$,	T _J = 25°C		0.45	0.70	
Q2	Q2			T _J = 125°C		0.37		

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHA	RACTERIS	TICS					
Davis Davis Time	Q1				23		
Reverse Recovery Time	Q2	t _{RR}			38		
Observe Time	Q1	1.			11.6		
Charge Time	Q2	ta	$V_{GS} = 0 \text{ V, } d_{IS}/d_{t} = 100 \text{ A/}\mu\text{s, } I_{S} =$		18.6		ns
Disabase Time	Q1	11.	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 30 \text{ A}$		11.4		
Discharge Time	Q2	tb			19.4		
D D 0	Q1	Q _{RR}			10		nC
Reverse Recovery Charge	Q2				25		
PACKAGE PARASITIC VALUE	:S						
0	Q1				0.38		.11
Source Inductance	Q2	L _S			0.65		nH
B : I I :	Q1				0.054		nH
Drain Inductance	Q2	LD	L _D		0.007		
October de la companya de la company	Q1		T _A = 25°C		1.5		.11
Gate Inductance	Q2	L _G			1.5		nH
O + D ++	Q1	1		0.3	1.0	2.0	
Gate Resistance	O2 R _G	ľ	0.3	1.0	2.0	Ω	

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFD4C20NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{6.} Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V_{GS}




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with **Temperature**




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. G_{FS} vs. I_D Figure 15. Avalanche Characteristics

TYPICAL CHARACTERISTICS - Q2

140

130

120


110

100

90

80


 $V_{DS} = 5 V$



ID, DRAIN CURRENT (A) 70 60 50 T_J = 125°C 40 30 T_J = 25°C 20 10 T_J = -55°C 0 0.5 1.5 2.0 3.0 3.5

Figure 16. On-Region Characteristics

V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 17. Transfer Characteristics








Figure 18. On-Resistance vs. V_{GS}

Figure 19. On-Resistance vs. Drain Current and Gate Voltage








Figure 21. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS - Q2

V_{GS}, GATE-TO-SOURCE VOLTAGE (V)




Figure 22. Capacitance Variation




Figure 23. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 24. Resistive Switching Time Variation vs. Gate Resistance




Figure 25. Diode Forward Voltage vs. Current




Figure 26. Maximum Rated Forward Biased Safe Operating Area




Figure 27. Maximum Avalanche Energy vs. Starting Junction Temperature




Figure 28. Thermal Response





Figure 29. G_{FS} vs. I_D Figure 30. Avalanche Characteristics



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

		AG (SO8FL-DUAL-ASYMMETRICAL)	PAGE 1 OF 1
DOCUMENT NUMBER:	98AON54291E	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales