

MOSFET - Power, Single N-Channel, DFNW8, DUAL COOL®

80 V, 1.56 mΩ, 287 A NTMTSC1D5N08MC

Features

- Small Footprint (8x8 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Power Tools, Battery Operated Vacuums
- UAV/Drones, Material Handling
- BMS/Storage, Home Automation

MAXIMUM RATINGS (T_{.I} = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	80	٧
Gate-to-Source Voltage	Э		V _{GS}	±20	٧
Continuous Drain Current R _{θJC} (Note 2)	T _C = 25°C		I _D	287	Α
Power Dissipation $R_{\theta JC}$ (Note 2)	State		P _D	250	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T _A = 25°C	Ι _D	33	Α
Power Dissipation R _{θJA} (Notes 1, 2)	State		P _D	3.3	W
Pulsed Drain Current	T _C = 25	°C, t _p = 10 μs	I _{DM}	3500	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 31 A, L = 3 mH)			E _{AS}	1441	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	0.5	°C/W
Junction-to-Top Source - Steady State (Note 2)	$R_{ heta JC}$	0.8	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	38	


- 1. Surface-mounted on FR4 board using a 1 in² pad size, 1 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

1

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
80 V	1.56 mΩ @ 10 V	287 A	
	4.0 mΩ @ 6 V	267 A	




N-CHANNEL MOSFET



Top DFNW8
DUAL COOL
CASE 507AS

Bottom

MARKING DIAGRAM



N1D5N08 = Specific Device Code

A = Assembly Location
WL = 2-digit Wafer Lot Code

Y = Year Code W = Work Week Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•			
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	250 μΑ	80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			82		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 80 V	T _J = 25°C			1	μΑ
			T _J = 125°C			250	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D =	= 650 μA	2.0	3.0	4.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 650 μA, ref	to 25°C		-8.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 80 A		1.10	1.56	mΩ
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 6 V	I _D = 58 A		1.75	4.0	mΩ
Forward Transconductance	9FS	V _{DS} = 5 V, I _D	= 80 A		219		S
Gate Resistance	R_{G}	T _A = 25°	С		0.9		Ω
CHARGES, CAPACITANCES & GATE RESIS	TANCE					-	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 40 V			7420	10,400	
Output Capacitance	C _{OSS}				2555	3600	pF
Reverse Transfer Capacitance	C _{RSS}				101	175	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 40 V; I _D = 80 A			101	140	
Threshold Gate Charge	Q _{G(TH)}				20	28	nC
Gate-to-Source Charge	Q _{GS}				32		
Gate-to-Drain Charge	Q_{GD}				21		
Output Charge	Q _{OSS}				141		
Sync Charge	Q _{sync}				82		
Plateau Voltage	V _{plateau}				5		V
SWITCHING CHARACTERISTICS, $V_{GS} = 10$	V (Note 3)						
Turn-On Delay Time	t _{d(ON)}				30		
Rise Time	t _r	V _{GS} = 10 V, V _{DS}	s = 40 V,		24		ns
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 80 \text{ A}, R_G$			69		
Fall Time	t _f				31		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S	= 2 A		0.7	1.2	\/
		V _{GS} = 0 V, I _S = 80 A			0.8	1.3	V
Reverse Recovery Time	t _{RR}	I _F = 40 A, di/dt = 300 A/μs			39	62	ns
Reverse Recovery Charge	Q_{RR}				89	142	nC
Reverse Recovery Time	t _{RR}				31	50	ns
Reverse Recovery Charge	Q _{RR}	I _F = 40 A, di/dt = 1000 A/μs			209	335	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS





Figure 7. Gate Charge Characteristics



V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 8. Capacitance vs. Drain-to-Source

Voltage

100 T_J = 25°C T_J = 100°C T_J = 150°C T_J = 100°C T_{AV}, TIME IN AVALANCHE (mS)

Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Biased Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Impedance


DEVICE ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
NTMTSC1D5N08MC	N1D5N08	DFNW8 DUAL COOL (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.








RECOMMENDED LAND PATTERN

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



UNIVERSAL LAND PATTERN*

DIM	MILLIMETERS				
Dim	MIN.	NOM.	MAX.		
Α	0.82	0.92	1.02		
A1	0.00	_	0.05		
p	0.90	1.00	1.10		
b1	0.35	0.45	0.55		
С	0.23	0.28	0.33		
D	8.20	8.30	8.40		
D1		8.00 BSC			
D2	6.80	6.90	7.00		
D3	6.90	7.00	7.10		
D4	5.52	5.67	5.82		
D5	1.16 REF				
Е	8.30	8.40	8.50		
E1		7.90 BS	С		
E2	5.24	5.34	5.44		
E3	0.25	0.35	0.45		
E4	6.08	6.23	6.38		
E5		1.13 RE	F		
е		2.00 BS	С		
e/2	1.00 BSC				
e1	2.70 BSC				
e1/2	1.35 BSC				
K	1.50	1.57	1.70		
L	0.64	0.74	0.84		
L1	0.67	0.77	0.87		
θ	0°		12°		


DOCUMENT NUMBER:	98AON95716G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFNW8 8.30x8.40x0.92, 2.00P		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TDFNW8 8.30x8.40x0.92, 2.00P

CASE 507AS ISSUE C

DATE 28 MAY 2024



XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON95716G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFNW8 8.30x8.40x0.92, 2.00P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales