

# MOSFET - Power, Single N-Channel, STD Gate, μ8FL

# 40 V, 1.43 mΩ, 178 A

# NTTFS1D4N04XM

### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Small Footprint (3.3 x 3.3 mm) for Compact Design
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Applications**

- Motor Drive
- Battery Protection
- Synchronous Rectification


### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise stated)


Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage		$V_{DSS}$	40	V
Gate-to-Source Voltage	DC	V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	178	Α
	T <sub>C</sub> = 100°C		126	
Power Dissipation	T <sub>C</sub> = 25°C	$P_{D}$	83	W
Continuous Drain Current	T <sub>A</sub> = 25°C	I <sub>DA</sub>	35	Α
$R_{\theta JA}$	T <sub>A</sub> = 100°C		25	
Pulsed Drain Current	T <sub>C</sub> = 25°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	1305	Α
Operating Junction and Stora Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to +175	°C	
Source Current (Body Diode)	I <sub>S</sub>	71	Α	
Single Pulse Avalanche Ener	E <sub>AS</sub>	89	mJ	
Lead Temperature for Solder (1/8" from case for 10 s)	TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
40 V	1.43 m $\Omega$ @ V <sub>GS</sub> = 10 V	178 A	


### **N-CHANNEL MOSFET**





WDFN8 (μ8FL) CASE 511DY

### **MARKING DIAGRAM**



1D4N4 = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

### THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case (Note 2)	$R_{ heta JC}$	1.8	°C/W
Thermal Resistance, Junction-to-Ambient (Notes 1, 2)	$R_{\theta JA}$	46.4	

<sup>1.</sup> Surface-mounted on FR4 board using 650 mm<sup>2</sup>, 2 oz Cu pad.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•	•		•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$\frac{\Delta V_{(BR)DSS}}{\Delta T_J}$	I <sub>D</sub> = 1 mA, Referenced to 25°C		15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 25°C			10	μΑ
		V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125°C			100	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 25^{\circ}\text{C}$		1.24	1.43	mΩ
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 90 \mu A, T_J = 25^{\circ}C$	2.5	3	3.5	V
Gate Threshold Voltage Temperature Coefficient	$\Delta V_{GS(TH)}/ \Delta T_J$	$V_{GS} = V_{DS}$ , $I_D = 90 \mu A$		-7.33		mV/°C
Forward Trans-conductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 20 A		103		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE					
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V, f = 1 MHz		2278		pF
Output Capacitance	C <sub>OSS</sub>			1621		1
Reverse Transfer Capacitance	C <sub>RSS</sub>			36		1
Output Charge	Q <sub>OSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V		49		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 20 V; I <sub>D</sub> = 50 A		35.4		1
Threshold Gate Charge	Q <sub>G(TH)</sub>			6.7		1
Gate-to-Source Charge	Q <sub>GS</sub>			10.5		1
Gate-to-Drain Charge	$Q_{GD}$			6.5		1
Gate Resistance	$R_{G}$	f = 1 MHz		0.7		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t <sub>d(ON)</sub>	Resistive Load,		19		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 0/10 \text{ V}, V_{DD} = 20 \text{ V}, \\ I_{D} = 50 \text{ A}, R_{G} = 0 \Omega$		6		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>			28		1
Fall Time	t <sub>f</sub>			5		1
SOURCE-TO-DRAIN DIODE CHARACTE	ERISTICS				•	
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V}, I_S = 20 \text{ A}, T_J = 25^{\circ}\text{C}$		0.79	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A, T <sub>J</sub> = 125°C		0.64		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V}, I_{S} = 50 \text{ A},$		44		ns
Charge Time	ta	dI/dt = 100 A/μs, V <sub>DD</sub> = 20 V		21		1
Discharge Time	t <sub>b</sub>			23		1
Reverse Recovery Charge	$Q_{RR}$			47		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>2.</sup> The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

### **TYPICAL CHARACTERISTICS**





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current






Figure 5. Normalized ON Resistance vs. Junction Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Characteristics

Figure 8. Gate Charge Characteristics




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Characteristics




Figure 11. Safe Operating Area (SOA)




Figure 12. Avalanche Current vs. Pulse Time (UIS)

### **TYPICAL CHARACTERISTICS**




Figure 13. Transient Thermal Response


### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTTFS1D4N04XMTAG	1D4N4	WDFN8 (Pb-Free)	1500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **PACKAGE DIMENSIONS**

### **WDFN8 3.3x3.3, 0.65P** CASE 511DY



# (4X) O.10 C A1 (8X) C SEATING PLANE END VIEW



### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS D1 & E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS.

DIM	MILLIMETERS			
DIIVI	MIN	MOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	ì	0.05	
b	0.23	0.33	0.43	
С	0.15	0.20	0.25	
О	3.20	3.30	3.40	
D1	2.95	3.13	3.30	
D2	1.98	2.20	2.40	
Е	3.20	3.30	3.40	
E1	2.80	3.00	3.15	
E2	1.40	1.60	1.80	
E3	0.15	0.25	0.40	
е	0.65 BSC			
G	0.30	0.43	0.55	
G1	0.25	0.35	0.45	
K	0.55	0.75	0.95	
L	0.35	0.52	0.65	
L1	0.06	0.15	0.30	
М	1.35	1.50	1.60	
θ	0	-	12	

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales