

# MOSFET – Power, Dual N-Channel, DUAL SO-8FL

**60 V, 29.7 m**Ω, **19 A** 

## **NVMFD030N06C**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFWD030N06C Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Power Tools, Battery Operated Vacuums
- UAV/Drones, Material Handling
- BMS/Storage, Home Automation

#### MAXIMUM RATINGS (T<sub>J</sub> = 25 °C unless otherwise stated)


Parameter			Symbol	Value	Units
Drain-to-Source Voltag	$V_{DSS}$	60	V		
Gate-to-Source Voltag	e		$V_{GS}$	±20	V
Continuous Drain Current R <sub>BJC</sub>			I <sub>D</sub>	19	Α
(Notes 1, 3)	State	State T <sub>C</sub> = 100 °C		13	
Power Dissipation	Steady T <sub>C</sub> = 25 °C		$P_{D}$	23	W
R <sub>θJC</sub> (Note 1)	State	T <sub>C</sub> = 100 °C		11	
Continuous Drain	Steady State	T <sub>A</sub> = 25 °C	I <sub>D</sub>	7	Α
Current $R_{\theta JA}$ (Notes 1, 2, 3)	State	T <sub>A</sub> = 100 °C		5	
Power Dissipation	Steady	T <sub>A</sub> = 25 °C	$P_{D}$	3.2	W
R <sub>θJA</sub> (Notes 1, 2)	State	T <sub>A</sub> = 100 °C		1.6	
Pulsed Drain Current	Pulsed Drain Current $T_A = 25 ^{\circ}\text{C}, t_p = 10 \mu\text{s}$			63	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	19	Α
Single Pulse Drain-to-Source Avalanche Energy ( $I_L = 4.4 A_{pk}$ )			E <sub>AS</sub>	10	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	29.7 m $\Omega$ @ 10 V	19 A

#### **Dual N-Channel**





XXXXXX = Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

#### THERMAL RESISTANCE RATINGS


Parameter	Symbol	Max	Unit
Junction-to-Case – Steady State (Note 2)	$R_{ heta JC}$	6.3	°C/W
Junction-to-Ambient – Steady State (Note 2)	$R_{ heta JA}$	46.6	C/VV

### ELECTRICAL CHARACTERISTICS (T, = 25 °C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•		-	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 250 μA	, ref to 25 °C		-7.9		mV/° C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C			10	μΑ
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 125 °C			250	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V$ ,	V <sub>GS</sub> = 20 V			100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	, I <sub>D</sub> = 13 μA	2.0		4.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> / T <sub>J</sub>	I <sub>D</sub> = 13 μA,	ref to 25 °C		-7.8		mV/° C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10	V, I <sub>D</sub> = 3 A		24.7	29.7	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 5 \	/, I <sub>D</sub> = 3 A		8.5		S
Gate Resistance	$R_{G}$	T <sub>A</sub> = 25 °C			1.5		Ω
CHARGES & CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, } V_{DS} = 30 \text{ V}$			255		pF
Output Capacitance	C <sub>OSS</sub>				173		]
Reverse Capacitance	C <sub>RSS</sub>				4.4		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 48 V, $I_{D}$ = 3 A			4.7		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.1		
Gate-to-Source Charge	$Q_{GS}$				1.7		
Gate-to-Drain Charge	$Q_{GD}$				0.54		
SWITCHING CHARACTERISTICS (No	te 3)						
Turn-On Delay Time	t <sub>d(ON)</sub>				5.7		ns
Rise Time	t <sub>r</sub>	V <sub>G</sub> = 10 V.	V <sub>DS</sub> = 48 V,		1.2		7
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 3 A$	$R_G = 6 \Omega$		8.7		
Fall Time	t <sub>f</sub>				2.3		
DRAIN-SOURCE DIODE CHARACTER	RISTICS			•			•
Forward Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C		0.82	1.2	V
		$I_S = 3 A$	T <sub>J</sub> = 125 °C		0.68		1
Reverse Recovery Time	t <sub>RR</sub>		ı		21		ns
Charge Time	ta	$\begin{split} V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A}/\mu\text{s,} \\ V_{DS} = 30 \text{ V, } I_S = 3 \text{ A} \end{split}$			11		1
Discharge Time	tb				10		1
Reverse Recovery Charge	Q <sub>RR</sub>				9.7		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL CHARACTERISTICS**



V<sub>GS</sub>, GATE VOLTAGE (V) Figure 3. On-Resistance vs. Gate-to-Source Voltage

8

9

7

25

5

6





Figure 5. On-Resistance Variation with **Temperature** 



5

Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFD030N06CT1G	30DN6C	SO-8FL Dual (Pb-Free)	1500 / Tape & Reel
NVMFWD030N06CT1G	30DN6W	SO-8FL Dual (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

#### **REVISION HISTORY**

Revision	Description of Changes	Date
0	Initial document release.	1/29/2020
1	Document rebranded to <b>onsemi</b> format.	10/7/2025



D

D1

**TOP VIEW** 

SIDE VIEW

SCALE 2:1

PIN ONE IDENTIFIER

0.10 C

C 0.10

NOTE 7

NOTE 4

#### DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual) CASE 506BT

0.20 C

В

E1 E

SEATING PLANE

C

0.20 C


A

ISSUE F


**DATE 23 NOV 2021** 



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- PROFILE TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 7. A VISUAL INDICATOR FOR PIN 1 MUST BE LOCATED IN THIS AREA.



	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90		1.10		
A1			0.05		
b	0.33	0.42	0.51		
b1	0.33	0.42	0.51		
С	0.20		0.33		
D		5.15 BSC			
D1	4.70	4.90	5.10		
D2	3.90	4.10	4.30		
D3	1.50	1.70	1.90		
E		6.15 BSC			
E1	5.70	5.90	6.10		
E2	3.90	4.15	4.40		
е		1.27 BSC			
G	0.45	0.55	0.65		
h			12 °		
K	0.51				
K1	0.56		-		
L	0.48	0.61	0.71		
М	3.25	3.50	3.75		
N	1.80	2.00	2.20		
E2 e G h K K1 L	3.90 0.45  0.51 0.56 0.48 3.25	4.15 1.27 BSC 0.55   0.61 3.50	4.40 0.65 12 °  0.71 3.75		



#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### **SOLDERING FOOTPRINT\*** 4.56 2.08 8X 0.56 0.75 4X 6.59 4.84 1.40 2.30 3.70 0.70 4X 1.00 1.27 **PITCH** 5.55 **DIMENSION: MILLIMETERS**

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON50417E	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales