

MOSFET - Power, Single N-Channel, DFN5/DFNW5

60 V, 150 A, 2.4 mΩ

NVMFS5C628NL

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS5C628NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS ($T_J = 25$ °C unless otherwise noted)

Symbol	Parameter			Value	Unit
V_{DSS}	Drain-to-Source Voltage			60	V
V_{GS}	Gate-to-Source Voltage			±20	V
I _D	Continuous Drain Current R _{θJC}		T _C = 25 °C	150	Α
	(Notes 1, 3)	Steady	T _C = 100 °C	110	
P_{D}	Power Dissipation	State	T _C = 25 °C	110	W
	R _{θJC} (Note 1)		T _C = 100 °C	56	
I _D	Continuous Drain Current R _{BJA}		T _A = 25 °C	28	Α
	(Notes 1, 2, 3)	Steady	T _A = 100 °C	20	
P _D	Power Dissipation	State	T _A = 25 °C	3.7	W
	R _{θJA} (Notes 1, 2)		T _A = 100 °C	1.9	
I _{DM}	Pulsed Drain Current	T _A = 25	°C, t _p = 10 μs	900	Α
T _J , T _{stg}	Operating Junction and Storage Temperature Range			-55 to +175	°C
IS	Source Current (Body Diode)			120	Α
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 9 A)			565	mJ
TL	Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Junction-to-Case – Steady State		°C/W
$R_{\theta JA}$	Junction-to-Ambient – Steady State (Note 2)	40	

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
60 V	2.4 m Ω @ 10 V	150 A	
	3.3 m Ω @ 4.5 V	1307	






DFN5 (SO-8FL) CASE 488AA

DFNW5 (FULL-CUT SO8FL WF) CASE 507BE



N-CHANNEL MOSFET

MARKING DIAGRAM



XXXXXX = 5C628L

(NVMFS5C628NL) or

628LWF

(NVMFS5C628NLWF) = Assembly Location

A = Asser Y = Year

W = Work Week

ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 5.

Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise specified)

Symbol	Parameter	Test Cond	lition	Min	Тур	Max	Unit	
OFF CHARA	ACTERISTICS	•			-	-	-	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	V _{GS} = 0 V, I _D :	= 250 μΑ	60			V	
V _{(BR)DSS} / T _J	Drain-to-Source Breakdown Voltage Temperature Coefficient				26		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} = 0 V,	T _J = 25 °C			10	μΑ	
		V _{DS} = 60 V	T _J = 125 °C			250	1	
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _G	_S = 20 V			100	nA	
ON CHARA	CTERISTICS (Note 4)							
V _{GS(TH)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D$	= 135 μΑ	1.2		2.0	V	
V _{GS(TH)} /T _J	Threshold Temperature Coefficient				-5.0		mV/°C	
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V	I _D = 50 A		2.0	2.4	mΩ	
		V _{GS} = 4.5 V	I _D = 50 A		2.6	3.3	1	
9FS	Forward Transconductance	V _{DS} =15 V, I _D	₎ = 50 A		110		S	
CHARGES A	AND CAPACITANCES	•			•		•	
C _{ISS}	Input Capacitance				3600		pF	
Coss	Output Capacitance	V _{GS} = 0 V, f = 1 MH	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 25 V		1700		1	
C _{RSS}	Reverse Transfer Capacitance				28			
Q _{G(TOT)}	Total Gate Charge	V _{GS} = 4.5 V, V _{DS} = 4	V _{GS} = 4.5 V, V _{DS} = 48 V; I _D = 50 A		24		nC	
Q _{G(TOT)}	Total Gate Charge	V _{GS} = 10 V, V _{DS} = 4	V _{GS} = 10 V, V _{DS} = 48 V; I _D = 50 A		52		nC	
Q _{G(TH)}	Threshold Gate Charge				6.0		nC	
Q _{GS}	Gate-to-Source Charge				12			
Q_{GD}	Gate-to-Drain Charge	$V_{GS} = 10 \text{ V}, V_{DS} = 2$	$V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V}; I_D = 50 \text{ A}$		4.5			
V _{GP}	Plateau Voltage				3.0		V	
SWITCHING	CHARACTERISTICS (Note 5)	•						
t _{d(ON)}	Turn-On Delay Time				10		ns	
t _r	Rise Time	V _{GS} = 10 V. V _C	ne = 48 V.		55		1	
t _{d(OFF)}	Turn-Off Delay Time	V _{GS} = 10 V, V _D	= 2.5 Ω		37			
t _f	Fall Time				8.5			
DRAIN-SOU	RCE DIODE CHARACTERISTICS	•			•		•	
V _{SD}	Forward Diode Voltage	V _{GS} = 0 V,	T _J = 25 °C		0.8	1.2	V	
		I _S = 50 A	T _J = 125 °C		0.75		1	
t _{RR}	Reverse Recovery Time		•		55		ns	
t _a	Charge Time	V _{GS} = 0 V, dls/dt	= 100 A/us		28		1	
t _b	Discharge Time	I _S = 50			28		1	
Q _{RR}	Reverse Recovery Charge		1		60		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS5C628NLT1G	5C628L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C628NLAFT1G	5C628L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C628NLAFT1G-YE	5C628L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C628NLET1G-YE	5C628L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C628NLET1G	5C628L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C628NLWFAFT1G	628LWF	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

DISCONTINUED (Note 6)

NVMFS5C628NLWFT3G	628LWF	DFNW5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel
NVMFS5C628NLT3G	5C628L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C628NLWFT1G	628LWF	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{6.} **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on www.onsemi.com.

REVISION HISTORY

Revision	Description of Changes	Date
8	Added a new OPN - NVMFS5C628NLET1G.	8/26/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.





0.10

0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N**

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN NOM MAX			
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е		1.27 BSC	;	
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
М	3.00	3.40	3.80	
θ	0 °		12 °	

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code


= Assembly Location Α


= Lot Traceability

Υ = Year W = Work Week

ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





DETAIL A

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





PIN 1

IDENTIFIER

DFNW5 4.90x5.90x1.00, 1.27P

CASE 507BE **ISSUE B**

A


DATE 19 SEP 2024


12°


6

NOTES:


- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-2018. 1.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.







MILLIMETERS



TOP VIEW



CONSTRUCTION



THE BOTTOM OF TIE BAR.

0.10 C A B DETAIL B ф 0.05 C e/2 8X L E2 PIN 5

-D2

BOTTOM VIEW

DETAIL "B" SCALE 2:1

2X 0.50-4.56 -1.53-2X 0.48 PACKAGE 3.20 OUTLINE 1.33 2X 0.91-4X 1.00 0.97 1.27 PIN 1 ID PITCH 4X 0.75

θ

0.

RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR Pb—FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

(EXPOSED PAD)



= Assembly Location Α Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER: 98AON33319H Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: DFNW5 4.90x5.90x1.00, 1.27P

(L2)

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales