

# **SiC Power MOSFET Module**

# 1200 V, 80 m $\Omega$ , 31 A 3-Phase Bridge Power Module

# **NVXK2VR80WXT2**

#### **Features**

- DIP Silicon Carbide 3-Phase Bridge Power Module for On-board Charger (OBC) for xEV Applications
- Creepage and Clearance per IEC 60664-1, IEC 60950-1
- Compact Design for Low Total Module Resistance
- Module Serialization for Full Traceability
- Lead Free, ROHS and UL94V-0 Compliant
- Automotive Qualified per AEC-Q101 and AQG324

#### **Typical Applications**

• PFC for On-Board Charger in xEV Applications

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage		$V_{DSS}$	1200	V
Gate-to-Source Voltage		$V_{GS}$	+25/-15	V
Recommended Operation Values of Gate- to-Source Voltage, T <sub>J</sub> ≤ 175°C		$V_{GSop}$	+20/-5	V
Continuous Drain Current (Note 1)	T <sub>C</sub> = 25°C	I <sub>D</sub>	31	Α
Power Dissipation (Note 1)		P <sub>D</sub>	208	W
Pulsed Drain Current (Note 2)	T <sub>C</sub> = 25°C	I <sub>DM</sub>	153	Α
Single Pulse Surge Drain Current Capability	$T_{C} = 25^{\circ}C,$ $t_{p} = 10 \ \mu s,$ $R_{G} = 4.7 \ \Omega$	I <sub>DSC</sub>	425	Α
Operating Junction Temperature		TJ	-55 to 175	°C
Storage Temperature		T <sub>stg</sub>	-40 to 125	°C
Source Current (Body Diode	I <sub>S</sub>	18	Α	
Single Pulse Drain-to-Source Avalanche Energy (Note 3)		E <sub>AS</sub>	180	mJ

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL CHARACTERISTICS (Note 1)

Parameter	Symbol	Тур	Max	Unit
Thermal Resistance Junction-to-Case (Note 1)	$R_{\theta JC}$	0.56	0.72	°C/W
Thermal Resistance Junction-to-Sink (Note 1)	$R_{\Psi JS}$	0.98	1.14	°C/W

- 1. Particular conditions specified determine thermal resistance values shown. Infinite heatsink with  $T_C = 100^{\circ}C$  for  $R_{\theta JC}$ . For  $R_{\Psi JS}$  assembled to 3 mm thick aluminum heatsink with infinite cooling bottom surface at 85°C, through 38  $\mu$ m thick TIM with 6.5 W/mK thermal conductivity.
- 2. Repetitive rating limited by maximum junction temperature and transconductance.
- 3.  $E_{AS}$  based on initial  $T_J$  = 25°C, L = 1 mH,  $I_{AS}$  = 10 A,  $V_{DD}$  = 120 V,  $V_{GS}$  = 18 V.

1

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max
1200 V	116 m $\Omega$ @ 20 V	31 A



SiC MOSFET 3-Phase Bridge Module

#### APM32 44.00x28.80x5.70 CASE MODHM

#### MARKING DIAGRAM


NVXK2VR80WXT2 ZZZ ATYWW NNNNNNN

NVXK2VR80WXT2 = Specific Device Code

ZZZ = Lot Number

AT = Assembly Site & Test Location

Y = Year W = Work Week NNN = Serial Number



#### **ORDERING INFORMATION**

Device	Package	Shipping
NVXK2VR80WXT2	APM32 (Pb-Free)	10 ea / Tube

#### **PIN DESCRIPTION**

Pin No.	Name	Description	
1, 2, 15, 16, 19, 20, 27, 28	NC	Not Connected	
3	G2	Q2 Gate	
4	S2	Q2 Source	
5	G1	Q1 Gate	
6	S1	Q1 Source	
7	G4	Q4 Gate	
8	S4	Q4 Source	
9	S3	Q3 Source	
10	G3	Q3 Gate	
11	S6	Q6 Source	
12	G6	Q6 Gate	
13	S5	Q5 Source	
14	G5	Q5 Gate	
17, 18	B-	Negative Power Terminal	
21, 22	PH1	Phase 1 Output	
23, 24	PH2	Phase 2 Output	
25, 26	PH3	Phase 3 Output	
29	NTC1	NTC pin1	
30	NTC2	NTC pin2	
31, 32	B+	Positive Power Terminal	

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise stated)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$		1200	_	_	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	B <sub>(BR)DSS</sub> /	I <sub>D</sub> = 1 mA, referenced to 25°C		-	500	-	mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$V_{GS} = 0 \text{ V},$ $V_{DS} = 1200 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 175^{\circ}\text{C}$		_	100	μΑ
		V <sub>DS</sub> = 1200 V			_	1	mA
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = +25/-15 V, V <sub>DS</sub> = 0 V		_	_	±1	μΑ
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 5 \text{ mA}$		1.8	3	4.3	V
Recommended Gate Voltage	$V_{GOP}$			-5	_	+20	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 20 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 25°C		_	80	116	mΩ
		V <sub>GS</sub> = 20 V, I <sub>D</sub> = 20 A,	T <sub>J</sub> = 175°C	_	150	-	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 20 A		_	11	_	S
CHARGES, CAPACITANCES & GATE RESISTANCE							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 800 V		_	1154	_	pF
Output Capacitance	C <sub>OSS</sub>	1		_	79	-	1
Reverse Transfer Capacitance	C <sub>RSS</sub>	1 1		-	7.9	-	1

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise stated) (continued)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
CHARGES, CAPACITANCES & GATE RESISTANCE								
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -5/20 \text{ V}, V_{DS} = 600 \text{ V},$	-	56	_	nC		
Threshold Gate Charge	Q <sub>G(TH)</sub>	I <sub>D</sub> = 20 A	-	10	-			
Gate-to-Source Charge	$Q_{GS}$	1	-	18	-			
Gate-to-Drain Charge	$Q_{GD}$		-	11	-			
Gate-Resistance	$R_{G}$	V <sub>GS</sub> = 0 V, f = 1 MHz	-	1.2	-	Ω		
INDUCTIVE SWITCHING CHARACTERIST	rics							
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = -5/20 V, V <sub>DS</sub> = 800 V,	-	12	-	ns		
Rise Time	t <sub>r</sub>	$I_D$ = 20 A, $R_G$ = 4.7 $\Omega$ , Inductive load	-	12	_			
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	21	_			
Fall Time	t <sub>f</sub>		-	9	_			
Turn-On Switching Loss	E <sub>ON</sub>		-	135	_	μJ		
Turn-Off Switching Loss	E <sub>OFF</sub>		-	46	-	μJ		
Total Switching Loss	E <sub>tot</sub>		-	181	-	μJ		
DRAIN-SOURCE DIODE CHARACTERIST	rics							
Continuous Drain-Source Diode Forward Current (Note 1)	I <sub>SD</sub>	$V_{GS} = -5 \text{ V}, T_J = 25^{\circ}\text{C}$	-	_	31	Α		
Pulsed Drain-Source Diode Forward Current (Note 2)	I <sub>SDM</sub>	$V_{GS} = -5 \text{ V}, T_J = 25^{\circ}\text{C}$	-	_	153	Α		
Forward Diode Voltage	$V_{SD}$	$V_{GS} = -5 \text{ V}, I_{SD} = 10 \text{ A}, T_{J} = 25^{\circ}\text{C}$	-	3.9	_	V		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = -5 \text{ V, dI}_S/\text{dt} = 1000 \text{ A/}\mu\text{s,}$ $I_{SD} = 20 \text{ A}$	-	16.2	-	ns		
Peak Reverse Recovery Current	I <sub>RRM</sub>		-	7.6	-	Α		
Reverse Recovery Energy	E <sub>REC</sub>	]	-	4.1	-	μJ		
Reverse Recovery Charge	$Q_{RR}$	]	-	61.6	_	nC		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse test: pulse width ≤300 μs, duty ratio ≤2%.

#### **COMPONENTS**

Component	Description	Туре	Quantity	Specification
NTC	10 kΩ, ±3% Case Size 0603	Discrete	1	B Constants B <sub>25/50</sub> : 3590
				B <sub>25/85</sub> = 3635 B <sub>25/100</sub> = 3650 ±3%

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics

Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. On–Resistance Variation with Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Diode Forward Voltage vs. Current

#### TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate-to-Source Voltage vs. Total Charge




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Safe Operating Area




Figure 8. Capacitance vs. Drain-to-Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

## TYPICAL CHARACTERISTICS (continued)





Figure 13. Thermal Response



# **APM32 44.00x28.80x5.70**CASE MODHM ISSUE A

**DATE 01 AUG 2023** 




MARK AREA


#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS				
DIM	MIN.	NOM.	MAX.		
A2	5.60	5.70	5.80		
b	0.50	0.60	0.70		
С	0.45	0.50	0.60		
D	43.80	44.00	44.20		
E1	28.60	28.80	29.00		
E2	14.25	14.40	14.55		
L1	9.50	9.80	10.10		
q	39.85	40.00	40.15		
ΦA	3.20	3.30	3.40		



**TOP VIEW** 



# GENERIC MARKING DIAGRAM\*

XXXX = Specific Device Code

ZZZ = Lot ID

AT = Assembly & Test Location

Y = Year W = Work Week

NNN = Serial Number

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON29480H	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APM32 44.00x28.80x5.70		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales