

Silicon Carbide (SiC) Module – 11 mohm SiC M3S MOSFET, 1200 V, TNPC Topology, F2 Package

Product Preview

NXH011T120M3F2PTHG

The NXH011T120M3F2PTHG is a power module containing an 11 m Ω / 1200 V SiC MOSFET TNPC and a thermistor with HPS DBC in an F2 package.

Features

- $11 \text{ m}\Omega / 1200 \text{ V M3S SiC MOSFET TNPC}$
- HPS DBC
- Thermistor
- Options with Pre–Applied Thermal Interface Material (TIM) and without Pre–Applied TIM
- Press-Fit Pins
- These Devices are Pb-Free, Halide Free and are RoHS Compliant

Typical Applications

- Solar Inverter
- Uninterruptible Power Supplies
- Electric Vehicle Charging Stations
- Industrial Power




Figure 1. NXH011T120M3F2PTHG Schematic Diagram

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.


1



MARKING DIAGRAM

NXH011T120M3F2PTHG = Specific Device Code AT = Assembly & Test Site Code YYWW = Year and Work Week Code

PIN CONNECTIONS



See Pin Function Description for pin names

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

PIN FUNCTION DESCRIPTION

Pin	Name	Description				
1	DC-	DC Negative Bus connection				
2	DC-	DC Negative Bus connection				
3	DC-	DC Negative Bus connection				
4	DC-	DC Negative Bus connection				
5	G3	T3 Gate				
6	S3	T3 Source				
7	N	DC Neutral Point				
8	N	DC Neutral Point				
9	N	DC Neutral Point				
10	N	DC Neutral Point				
11	DC+	DC Positive Bus connection				
12	DC+	DC Positive Bus connection				
13	DC+	DC Positive Bus connection				
14	DC+	DC Positive Bus connection				
15	D	Common point drain				
16	G2	T2 Gate				
17	S2	T2 Source				
18	S4	T4 Source				
19	G4	T4 Gate				
20	TH1	Thermistor Connection 1				
21	TH2	Thermistor Connection 2				
22	AC	AC Phase Output				
23	AC	AC Phase Output				
24	AC	AC Phase Output				
25	AC	AC Phase Output				
26	AC	AC Phase Output				
27	AC	AC Phase Output				
28	S1	T1 Source				
29	G1	T1 Gate				

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
SIC MOSFET			•
Drain-Source Voltage	V _{DSS}	1200	V
Gate-Source Voltage	V _{GS}	+22/-10	V
Continuous Drain Current @ T _c = 80°C (T _J = 175°C)	I _D	91	А
Pulsed Drain Current (T _J = 175°C) (Note 2)	I _{Dpulse}	273	А
Maximum Power Dissipation (T _J = 175°C)	P _{tot}	272	W
Minimum Operating Junction Temperature	T _{JMIN}	-40	°C
Maximum Operating Junction Temperature	T _{JMAX}	175	°C
THERMAL PROPERTIES	·		
Storage Temperature Range	T _{stg}	-40 to 150	°C
TIM Layer Thickness	T _{TIM}	160 ± 20	μm
INSULATION PROPERTIES			
Isolation test voltage, t = 1 sec, 60 Hz	V _{is}	4800	V _{RMS}
Creepage distance		12.7	mm
СТІ		600	
Substrate Ceramic Material		HPS	
Substrate Ceramic Material Thickness		0.38	mm
Substrate Warpage (Note 2)	W	Max 0.18	mm

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING RANGES

Rating	Symbol	Min	Max	Unit
Module Operating Junction Temperature	T_J	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS

 T_J = 25 $^{\circ}$ C unless otherwise noted

Parameter	Parameter Test Conditions				Max	Unit
SIC MOSFET CHARACTERISTICS	SIC MOSFET CHARACTERISTICS					
Zero Gate Voltage Drain Current	V _{GS} = 0 V, V _{DS} = 1200 V	I _{DSS}	=	_	300	μΑ
Drain-Source On Resistance	V _{GS} = 18 V, I _D = 70 A, T _J = 25°C	R _{DS(ON)}	=	11.9	16	mΩ
	V _{GS} = 18 V, I _D = 70 A, T _J = 125°C		-	21.5	-	
	V _{GS} = 18 V, I _D = 70 A, T _J = 150°C		=	24.1	=	
	V _{GS} = 18 V, I _D = 70 A, T _J = 175°C		=	28.1	=	
Gate-Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 40 \text{ mA}$	V _{GS(TH)}	1.8	2.8	4.4	V
Gate Leakage Current	V _{GS} = -10 V / 20 V, V _{DS} = 0 V	I _{GSS}	-600	-	600	nA
Input Capacitance	V _{DS} = 800 V, V _{GS} = 0 V, f = 100 kHz	C _{ISS}	=	6331	=	pF
Reverse Transfer Capacitance		C _{RSS}	=	29	=	1
Output Capacitance		C _{OSS}	_	354	_	1

^{1.} Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

^{2.} Height difference between horizontal plane and substrate copper bottom.

ELECTRICAL CHARACTERISTICS (continued)

 T_J = 25 $^{\circ}C$ unless otherwise noted

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
SIC MOSFET CHARACTERISTICS						
Total Gate Charge	$V_{DS} = 800 \text{ V}, V_{GS} = -5/20 \text{ V}, I_D = 200 \text{ A}$	$Q_{G(TOTAL)}$	-	306	-	nC
Gate-Source Charge		Q _{GS}	=	31	=	nC
Gate-Drain Charge		Q_{GD}	=	78	_	nC
SIC MOSFET CHARACTERISTICS - Half	bridge Commutation Path			1		
Turn-on Delay Time	T _J = 25°C	t _{d(on)}	-	40.1	-	ns
Rise Time	V_{DS}^{0} = 400 V, I_{D} = 70 A V_{GS} = -3 V / 18 V, R_{G} = 2.7 Ω	t _r	-	14.5	-	
Turn-off Delay Time		t _{d(off)}	=	111.3	=	
Fall Time		t _f	=	10.4	=	
Turn-on Switching Loss per Pulse		E _{ON}	=	0.33	=	mJ
Turn-off Switching Loss per Pulse		E _{OFF}	-	0.13	-	
Turn-on Delay Time	T _J = 150°C	t _{d(on)}	=	38	=	ns
Rise Time	$V_{DS} = 400 \text{ V}, I_D = 70 \text{ A}$ $V_{GS} = -3 \text{ V} / 18 \text{ V}, R_G = 2.7 \Omega$	t _r	=	12.81	=	
Turn-off Delay Time		t _{d(off)}	=	124	=	
Fall Time		t _f	=	12.2	=	
Turn-on Switching Loss per Pulse		E _{ON}	-	0.38	=	mJ
Turn off Switching Loss per Pulse		E _{OFF}	-	0.17	=	1
Diode Forward Voltage	I _D = 70 A, T _J = 25°C, V _{GS} = -3 V	V _{SD}	-	5.18	6.5	V
	I _D = 70 A, T _J = 125°C, V _{GS} = -3 V	1	-	4.78	=	1
	I _D = 70 A, T _J = 150°C	1	-	4.72	=	•
Thermal Resistance - Chip-to-Case	T1, T2, T3, T4	R _{thJC}	=	0.349	-	°C/W
Thermal Resistance - Chip-to-Heatsink	Thermal grease, Thickness = 2 Mil +2%, A = 2.8 W/mK	R _{thJH}	-	0.548	_	°C/W
SIC MOSFET CHARACTERISTICS - Neu	tral Point Commutation Path	<u> </u>				1
Turn-on Delay Time	T _J = 25°C	t _{d(on)}	_	40.8	-	ns
Rise Time	$V_{DS}^{\text{DS}} = 400 \text{ V}, I_{D} = 70 \text{ A}$ $V_{GS} = -5 \text{ V} / 18 \text{ V}, R_{G} = 2.7 \Omega$	t _r	_	13.8	-	1
Turn-off Delay Time		t _{d(off)}	-	112.6	1	1
Fall Time		t _f	-	8.7	1	1
Turn-on Switching Loss per Pulse		E _{ON}	-	0.34	-	mJ
Turn-off Switching Loss per Pulse		E _{OFF}	-	0.18	=	1
Turn-on Delay Time	T _J = 150°C	t _{d(on)}	-	38.4	=	ns
Rise Time	$V_{DS} = 400 \text{ V}, I_D = 70 \text{ A}$ $V_{GS} = -3 \text{ V} / 18 \text{ V}, R_G = 2.7 \Omega$	t _r	-	12.0	1	1
Turn-off Delay Time		t _{d(off)}	-	137	=	1
Fall Time		t _f	-	8.9	=	1
Turn-on Switching Loss per Pulse		E _{ON}	-	0.38	-	mJ
Turn off Switching Loss per Pulse		E _{OFF}	_	0.23	-	1
THERMISTOR CHARACTERISTICS				1		
Nominal Resistance	TNTC = 25°C	R ₂₅	_	5	_	kΩ
	TNTC = 100°C	R ₁₀₀	_	493	_	Ω
	TNTC = 150°C	R ₁₅₀	=	159.5	=	Ω
Deviation of R100	TNTC = 100°C	ΔR/R	-5	_	5	%

ELECTRICAL CHARACTERISTICS (continued)

 T_J = 25 $^{\circ}C$ unless otherwise noted

Parameter	Test Conditions S		Min	Тур	Max	Unit
THERMISTOR CHARACTERISTICS						
Power Dissipation – Recommended Limit	0.15 mA. Non-Self-heating Effect	P_{D}	=	0.1	-	mW
Power Dissipation – Absolute Maximum	5 mA	P _D	=	34.2	_	mW
Power Dissipation Constant			-	1.4	_	mW/K
B-value	B(25/50), tolerance ±2%		-	3375	_	K
B-value	B(25/100), tolerance ±2%		=	3436	-	K

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

ORDERING INFORMATION

Orderable Part Number	Marking	Package	Shipping
NXH011T120M3F2PTHG	NXH011T120M3F2PTHG	F2-TNPC: Case 180HR Press-fit Pins with pre-applied thermal interface material (TIM) (Pb-Free / Halide Free)	20 Units / Blister Tray

TYPICAL CHARACTERISTICS

M1/M2 SIC MOSFET CHARACTERISTIC




Figure 2. MOSFET Typical Output Characteristic




Figure 4. I_D vs. V_{SD}




Figure 6. R_{DS(ON)} vs. I_D




Figure 3. MOSFET Typical Output Characteristic




Figure 5. I_D vs. V_{GS}




Figure 7. R_{DS(ON)} vs. T_J

TYPICAL CHARACTERISTICS

M1/M2 SIC MOSFET CHARACTERISTIC




Figure 8. I_D vs. V_{DS}




Figure 9. I_D vs. V_{SD}




Figure 11. V_{GS} vs. Q_{G}




Figure 10. Duty Cycle Response vs. Pulse On Time




Figure 12. Capacitance vs. V_{DS}

TYPICAL CHARACTERISTICS - HB COMMUTATION PATH




Figure 13. E_{on} vs. I_D




Figure 14. Eon vs. R_G




Figure 15. $E_{\rm off}$ vs. $I_{\rm D}$




Figure 16. E_{off} vs. R_G




Figure 17. Turn-on dI/dt vs. I_{D}




Figure 18. Turn-on dl/dt vs. R_G

TYPICAL CHARACTERISTICS - HB COMMUTATION PATH




Figure 19. Turn-off dl/dt vs. I_D




Figure 21. Turn-on dV/dt vs. I_D




Figure 23. Turn-off dV/dt vs. I_{D}




Figure 20. Turn-off dl/dt vs. R_G




Figure 22. Turn-on dV/dt vs. R_G




Figure 24. Turn-off dV/dt vs. R_G

TYPICAL CHARACTERISTICS - HB COMMUTATION PATH




Figure 25. T_{don} vs. I_D




Figure 27. T_{doff} vs. I_{D}




Figure 26. T_{don} vs. R_G




Figure 28. T_{doff} vs. R_G

TYPICAL CHARACTERISTICS - NP COMMUTATION PATH




Figure 29. E_{on} vs. I_D




Figure 30. Eon vs. R_G




Figure 31. $E_{\rm off}$ vs. $I_{\rm D}$




Figure 32. E_{off} vs. R_G




Figure 33. Turn-on dI/dt vs. I_{D}






Figure 34. Turn-on dl/dt vs. R_G

TYPICAL CHARACTERISTICS - NP COMMUTATION PATH

M1/M2 SIC MOSFET SWITCHING CHARACTERISTIC





TURN-ON dV / dt (V/ns)

-13**L**

Figure 37. Turn-on dV/dt vs. I_D

60

I_D, DRAIN CURRENT (A)




Figure 39. Turn-off dV/dt vs. I_{D}




Figure 36. Turn-off dl/dt vs. R_G




Figure 38. Turn-on dV/dt vs. $R_{\mbox{\scriptsize G}}$




Figure 40. Turn-off dV/dt vs. R_G

TYPICAL CHARACTERISTICS - NP COMMUTATION PATH




Figure 41. T_{don} vs. I_D




Figure 43. T_{doff} vs. I_{D}




Figure 42. T_{don} vs. R_G




Figure 44. T_{doff} vs. R_G

CAUER NETWORKS - M1, M2

	M1,2				
Cauer Element #	Rth (K/W)	Cth (Ws/K)			
1	0.029384	0.005433			
2	0.06356	0.016248			
3	0.088601	0.038021			
4	0.091938	0.034252			
5	0.073668	0.078985			

FOSTER NETWORKS - M1, M2

	M1,2			
Cauer Element #	Rth (K/W)	Cth (Ws/K)		
1	0.014874	0.007783		
2	0.018344	0.041519		
3	0.016552786	0.081928011		
4	0.027204	0.141411		
5	0.270176	0.081891		




Figure 45. Pin Connections


PIN FUNCTIONS

Pin#	х	Υ	Function	Pin #	Х	Υ	Function
1	0	0	DC-	16	28.8	12.8	G2
2	3.2	0	DC-	17	28.8	16	S2
3	6.4	0	DC-	18	0	19.2	S4
4	9.6	0	DC-	19	0	22.4	G4
5	16	0	G3	20	0	32	TH1
6	19.2	0	S3	21	3.2	32	TH2
7	32	0	N	22	9.6	32	AC
8	35.2	0	N	23	12.8	32	AC
9	32	3.2	N	24	16	32	AC
10	35.2	3.2	N	25	28.8	32	AC
11	44.8	0	DC+	26	32	32	AC
12	48	0	DC+	27	35.2	32	AC
13	44.8	3.2	DC+	28	44.8	32	S1
14	48	3.2	DC+	29	48	32	G1
15	19.2	16	D			-	

PACKAGE DIMENSIONS

PIM29, 56.7x42.5 (PRESS FIT)


CASE 180HR ISSUE O




NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. PIN POSITION TOLERANCE IS ± 0.4mm

	MILLIMETERS					
DIM	MIN. NOM.		MAX.			
Α	11.65	12.00	12.35			
A 1	16.00	16.50	17.00			
A2	0.00	0.35	0.60			
А3	12.85	13.35	13.85			
b	1.15	1.20	1.25			
b1	0.59	0.64	0.69			
D	56.40	56.70	57.00			
D1	4.40	4.50	4.60			
D2	50.85	51.00	51.15			
E	47.70	48.00	48.30			
E1	42.35	42.50	42.65			
E2	52,90	53.00	53.10			
E3	62.30	62.80	63.30			
E4	4.90	5.00	5.10			
Р	2.20	2.30	2.40			



TOP VIEW



RECOMMENDED MOUNTING PATTERN

* For additional Information on our Pb—Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDER RM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales