

# 3-Level NPC Inverter Module

# NXH450N65L4Q2F2

The NXH450N65L4Q2F2 is a power module containing a I– type neutral point clamped three–level inverter. The integrated field stop trench IGBTs and FRDs provide lower conduction losses and switching losses, enabling designers to achieve high efficiency and superior reliability.

#### **Features**

- Neutral Point Clamped Three-Level Inverter Module
- 650 V Field Stop 4 IGBTs
- Low Inductive Layout
- Solderable Pins
- Thermistor

### **Typical Applications**

- Solar Inverters
- Uninterruptable Power Supplies Systems





Figure 1. Schematic Diagram



PIM40, Q2PACK CASE 180BE PIM36, Q2PACK CASE 180CD




NXH450N65L4Q2F2x = Specific Device Code

G = Pb-Free Package

AT = Assembly & Test Site Code YYWW = Year and Work Week Code

#### **PIN ASSIGNMENTS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the dimensions section on page 5 of this data sheet.

Table 1. MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
OUTER IGBT (Q1-1, Q1-2, Q4-1, Q4-2)			•
Collector-Emitter Voltage	V <sub>CES</sub>	650	V
Gate–Emitter Voltage Positive Transient Gate–Emitter Voltage ( $t_{pulse}$ = 5 $\mu$ s, D < 0.10)	V <sub>GE</sub>	±20 30	V
Continuous Collector Current @ T <sub>c</sub> = 80°C (T <sub>J</sub> = 175°C)	I <sub>C</sub>	167	А
Pulsed Collector Current (T <sub>J</sub> = 175°C)	I <sub>Cpulse</sub>	501	А
Maximum Power Dissipation ( $T_J = 175^{\circ}C$ )	P <sub>tot</sub>	365	W
Maximum Operating Junction Temperature	T <sub>JMAX</sub>	150	°C
NNER IGBT (Q2, Q3)			
Collector-Emitter Voltage	V <sub>CES</sub>	650	V
Gate–Emitter Voltage Positive Transient Gate–Emitter Voltage ( $t_{pulse}$ = 5 $\mu$ s, D < 0.10)	V <sub>GE</sub>	±20 30	V
Continuous Collector Current @ T <sub>c</sub> = 80°C (T <sub>J</sub> = 175°C)	Ic	280	Α
Pulsed Collector Current (T <sub>J</sub> = 175°C)	I <sub>Cpulse</sub>	840	А
Maximum Power Dissipation ( $T_J = 175^{\circ}C$ )	P <sub>tot</sub>	633	W
Maximum Operating Junction Temperature	T <sub>JMAX</sub>	150	°C
EUTRAL POINT DIODE (D5, D6)			
Peak Repetitive Reverse Voltage	$V_{RRM}$	650	V
Continuous Forward Current @ T <sub>c</sub> = 80°C (T <sub>J</sub> = 175°C)	I <sub>F</sub>	271	А
Repetitive Peak Forward Current (T <sub>J</sub> = 175°C)	I <sub>FRM</sub>	813	А
Maximum Power Dissipation (T <sub>J</sub> = 175°C)	P <sub>tot</sub>	559	W
Maximum Operating Junction Temperature	T <sub>JMAX</sub>	150	°C
IVERSE DIODES (D1, D2, D3, D4)			
Peak Repetitive Reverse Voltage	V <sub>RRM</sub>	650	V
Continuous Forward Current @ T <sub>c</sub> = 80°C (T <sub>J</sub> = 175°C)	I <sub>F</sub>	131	А
Repetitive Peak Forward Current (t <sub>p</sub> = 1 ms)	I <sub>FRM</sub>	450	А
Maximum Power Dissipation ( $T_J = 175^{\circ}C$ )	P <sub>tot</sub>	288	W
Maximum Operating Junction Temperature	T <sub>JMAX</sub>	150	°C
HERMAL PROPERTIES			
Storage Temperature Range	T <sub>stg</sub>	-40 to 150	°C
NSULATION PROPERTIES	_		-
Isolation Test Voltage, t = 1 s, 50 Hz	V <sub>is</sub>	4000	V <sub>RMS</sub>
Creepage Distance		12.7	mm

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **Table 2. RECOMMENDED OPERATING RANGES**

Rating	Symbol	Min	Max	Unit
Module Operating Junction Temperature	$T_J$	-40	$T_{JMAX}$	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>1.</sup> Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

**Table 3. ELECTRICAL CHARACTERISTICS** (T<sub>.I</sub> = 25°C unless otherwise noted)

Parameter Test Conditions		Symbol	Min	Тур	Max	Unit
OUTER IGBT (Q1-1, Q1-2, Q4-1, Q4-2)						
Collector-Emitter Cutoff Current	V <sub>GE</sub> = 0 V, V <sub>CE</sub> = 650 V	I <sub>CES</sub>	_	_	300	μΑ
Collector-Emitter Saturation Voltage	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 225 A, T <sub>J</sub> = 25°C	V <sub>CE(sat)</sub>	_	1.49	2.2	V
	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 225 A, T <sub>J</sub> = 150°C		_	1.70	-	1
Gate-Emitter Threshold Voltage	$V_{GE} = V_{CE}, I_{C} = 2.25 \text{ mA}$	V <sub>GE(TH)</sub>	3.1	4.0	5.2	V
Gate Leakage Current	V <sub>GE</sub> = 20 V, V <sub>CE</sub> = 0 V	I <sub>GES</sub>	-	-	600	nA
Turn-on Delay Time	T <sub>J</sub> = 25°C	t <sub>d(on)</sub>	-	163	-	ns
Rise Time	$V_{CE} = 400 \text{ V}, I_{C} = 100 \text{ A}$	t <sub>r</sub>	-	45	-	1
Turn-off Delay Time	$V_{GE}$ = -5 V to +15 V, $R_{G(on)}$ = 15 $\Omega$ , $R_{G(off)}$ = 15 $\Omega$	t <sub>d(off)</sub>	_	831	-	1
Fall Time		t <sub>f</sub>	_	61	-	1
Turn-on Switching Loss per Pulse		E <sub>on</sub>	=	2.344	=	mJ
Turn off Switching Loss per Pulse		E <sub>off</sub>	=	3.125	=	1
Turn-on Delay Time	T <sub>J</sub> = 125°C	t <sub>d(on)</sub>	-	141	-	ns
Rise Time	$V_{CE} = 400 \text{ V}, I_{C} = 100 \text{ A}$	t <sub>r</sub>	=	51	=	1
Turn-off Delay Time	$V_{GE}$ = -5 V to +15 V, $R_{G(on)}$ = 15 $\Omega$ , $R_{G(off)}$ = 15 $\Omega$	t <sub>d(off)</sub>	-	898	-	1
Fall Time		t <sub>f</sub>	=	80	=	1
Turn-on Switching Loss per Pulse		E <sub>on</sub>	-	3.75	-	mJ
Turn off Switching Loss per Pulse		E <sub>off</sub>	-	2.97	-	1
Input Capacitance	V <sub>CE</sub> = 20 V, V <sub>GE</sub> = 0 V, f = 10 kHz	C <sub>ies</sub>	-	14630	-	pF
Output Capacitance			=	230	=	1
Reverse Transfer Capacitance		C <sub>res</sub>	=	64	=	1
Total Gate Charge	V <sub>CE</sub> = 480 V, I <sub>C</sub> = 225 A, V <sub>GE</sub> = 0~+15 V	Qg	=	452	-	nC
Thermal Resistance - Chip-to-Heatsink	Thermal grease,	$R_{thJH}$	=	0.45	=	°C/W
Thermal Resistance - Chip-to-Case	Thickness = 2 Mil $\pm 2\%$ , $\lambda = 2.8$ W/mK	R <sub>thJC</sub>	=	0.26	=	°C/W
NEUTRAL POINT DIODE (D5, D6)				•		<u>.                                      </u>
Diode Forward Voltage	I <sub>F</sub> = 375 A, T <sub>J</sub> = 25°C	V <sub>F</sub>	=	1.80	2.3	V
	I <sub>F</sub> = 375 A, T <sub>J</sub> = 150°C		-	1.77	-	1
Reverse Recovery Time	T <sub>J</sub> = 25°C	t <sub>rr</sub>	-	46	-	ns
Reverse Recovery Charge	$V_{CE} = 400 \text{ V}, I_{C} = 100 \text{ A}$	Q <sub>rr</sub>	=	1.5	-	μC
Peak Reverse Recovery Current	$V_{GE} = -5 \text{ V to } +15 \text{ V}, R_G = 15 \Omega$	I <sub>RRM</sub>	-	53	-	Α
Peak Rate of Fall of Recovery Current		di/dt	-	2541	-	A/μs
Reverse Recovery Energy		E <sub>rr</sub>	-	0.3	-	mJ
Reverse Recovery Time	T <sub>J</sub> = 125°C	t <sub>rr</sub>	_	75	_	ns
Reverse Recovery Charge	$V_{CE} = 400 \text{ V}, I_{C} = 100 \text{ A}$	Q <sub>rr</sub>	_	4	-	μС
Peak Reverse Recovery Current	$V_{GE} = -5 \text{ V to } +15 \text{ V}, R_G = 15 \Omega$	I <sub>RRM</sub>	-	96	_	Α
Peak Rate of Fall of Recovery Current		di/dt	_	2500	_	A/μs
Reverse Recovery Energy		E <sub>rr</sub>	_	0.83	_	mJ
Thermal Resistance - Chip-to-Heatsink	Thermal grease,	R <sub>thJH</sub>	_	0.37	_	°C/W
Thermal Resistance - Chip-to-Case	Thickness = 2 Mil $\pm 2\%$ , $\lambda$ = 2.8 W/mK	R <sub>thJC</sub>	_	0.17	_	°C/W

Table 3. ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Parameter Test Conditions		Symbol	Min	Тур	Max	Unit
INNER IGBT (Q2, Q3)		•		•		•
Collector-Emitter Cutoff Current	V <sub>GE</sub> = 0 V, V <sub>CE</sub> = 650 V	I <sub>CES</sub>	-	_	300	μΑ
Collector-Emitter Saturation Voltage	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 375 A, T <sub>J</sub> = 25°C	V <sub>CE(sat)</sub>	_	1.49	2.2	٧
	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 375 A, T <sub>J</sub> = 150°C	1 1	=	1.72	=	1
Gate-Emitter Threshold Voltage	$V_{GE} = V_{CE}$ , $I_C = 3.75$ mA	V <sub>GE(TH)</sub>	3.1	4.1	5.2	V
Gate Leakage Current	V <sub>GE</sub> = 20 V, V <sub>CE</sub> = 0 V	I <sub>GES</sub>	_	-	1000	nA
Turn-on Delay Time	T <sub>J</sub> = 25°C	t <sub>d(on)</sub>	_	134	_	ns
Rise Time	$V_{CE} = 400 \text{ V}, I_{C} = 100 \text{ A}$	t <sub>r</sub>	_	47	_	
Turn-off Delay Time	$V_{GE}$ = -5 V to +15 V, $R_{G(on)}$ = 15 $\Omega$ , $R_{G(off)}$ = 15 $\Omega$	t <sub>d(off)</sub>	_	709	_	
Fall Time	1	t <sub>f</sub>	_	32	_	1
Turn-on Switching Loss per Pulse		E <sub>on</sub>	=	1.72	_	mJ
Turn off Switching Loss per Pulse		E <sub>off</sub>	=	2.65	=	1
Turn-on Delay Time	T <sub>J</sub> = 125°C	t <sub>d(on)</sub>	=	118	=	ns
Rise Time	$V_{CE} = 400 \text{ V, } I_{C} = 100 \text{ A}$ $V_{GE} = -5 \text{ V to } +15 \text{ V, } R_{G(on)} = 15 \Omega,$		=	52	=	1
Turn-off Delay Time			=	765	=	1
Fall Time		t <sub>f</sub>	-	29	-	1
Turn-on Switching Loss per Pulse		E <sub>on</sub>	-	2.34	-	mJ
Turn off Switching Loss per Pulse		E <sub>off</sub>	-	2.89	-	1
Input Capacitance	V <sub>CE</sub> = 20 V, V <sub>GE</sub> = 0 V, f = 10 kHz	C <sub>ies</sub>	=	24383	=	pF
Output Capacitance			=	383	=	1
Reverse Transfer Capacitance	7	C <sub>res</sub>	_	105	_	
Total Gate Charge	V <sub>CE</sub> = 480 V, I <sub>C</sub> = 375 A, V <sub>GE</sub> = 0~+15 V	$Q_g$	_	753	_	nC
Thermal Resistance - Chip-to-Heatsink	Thermal grease,	$R_{thJH}$	_	0.31	_	°C/W
Thermal Resistance - Chip-to-Case	Thickness = 2 Mil $\pm 2\%$ , $\lambda = 2.8$ W/mK	R <sub>thJC</sub>	_	0.15	_	°C/W
INVERSE DIODES (D1, D2, D3, D4)				•	•	
Diode Forward Voltage	I <sub>F</sub> = 150 A, T <sub>J</sub> = 25°C	V <sub>F</sub>	-	1.78	2.3	٧
	I <sub>F</sub> = 150 A, T <sub>J</sub> = 150°C		-	1.77	_	
Reverse Recovery Time	T <sub>J</sub> = 25°C	t <sub>rr</sub>	-	43	_	ns
Reverse Recovery Charge	$V_{CE} = 400 \text{ V}, I_{C} = 100 \text{ A}$	Q <sub>rr</sub>	-	1.14	_	μC
Peak Reverse Recovery Current	$V_{GE}$ = -5 V to +15 V, $R_{G}$ = 15 Ω	I <sub>RRM</sub>	_	46	_	Α
Peak Rate of Fall of Recovery Current		di/dt	=	2473	=	A/μs
Reverse Recovery Energy		E <sub>rr</sub>	_	0.313	_	mJ
Reverse Recovery Time	T <sub>J</sub> = 125°C	t <sub>rr</sub>	=	67	_	ns
Reverse Recovery Charge	V <sub>CE</sub> = 400 V, I <sub>C</sub> = 100 A	Q <sub>rr</sub>	=	2.5	=	μC
Peak Reverse Recovery Current	$V_{GE}$ = -5 V to +15 V, $R_{G}$ = 15 Ω	I <sub>RRM</sub>	=	66	=	Α
Peak Rate of Fall of Recovery Current	7		=	2317	-	A/μs
Reverse Recovery Energy		E <sub>rr</sub>	=	0.625	=	mJ
Thermal Resistance - Chip-to-Heatsink	Thermal grease,	$R_{thJH}$	_	0.58	_	°C/W
Thermal Resistance - Chip-to-Case	Thickness = 2 Mil $\pm 2\%$ , $\lambda$ = 2.8 W/mK	R <sub>thJC</sub>	-	0.33	_	°C/W

Table 3. ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$  unless otherwise noted) (continued)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
THERMISTOR CHARACTERISTICS	•					-
Nominal Resistance	T = 25°C	R <sub>25</sub>	-	22	_	kΩ
Nominal Resistance	T = 100°C	R <sub>100</sub>	=	1486	-	Ω
Deviation of R25		ΔR/R	-5	_	5	%
Power Dissipation		$P_{D}$	=	200	-	mW
Power Dissipation Constant			=	2	-	mW/K
B-value	B(25/50), tolerance ±3%		=	3950	=	К
B-value	B(25/100), tolerance ±3%		_	3998	_	K

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### **ORDERING INFORMATION**

Orderable Part Number	Marking	Package	Shipping
NXH450N65L4Q2F2SG	NXH450N65L4Q2F2SG	PIM40, Q2PACK (Pb-Free and Halide-Free)	12 Units / Blister Tray
NXH450N65L4Q2F2PG	NXH450N65L4Q2F2PG	PIM436 Q2PACK (Pb-Free and Halide-Free)	12 Units / Blister Tray

# TYPICAL CHARACTERISTICS - IGBT Q1-1, Q1-2, Q4-1, Q4-2 AND DIODE D1, D4






Figure 2. Typical Output Characteristics



**Figure 4. Typical Transfer Characteristics** 



**Figure 3. Typical Output Characteristics** 




Figure 5. Typical Transfer Characteristics

### TYPICAL CHARACTERISTICS - IGBT Q1-1, Q1-2, Q4-1, Q4-2 AND DIODE D1, D4




Figure 6. Transient Thermal Impedance (Q1-1, Q1-2, Q4-1, Q4-2)




Figure 7. Transient Thermal Impedance (D1, D4)

### TYPICAL CHARACTERISTICS - IGBT Q1-1, Q1-2, Q4-1, Q4-2 AND DIODE D1, D4




Figure 8. FBSOA (Q1-1, Q1-2, Q4-1, Q4-2)




Figure 10. Gate Voltage vs. Gate Charge




Figure 9. RBSOA (Q1-1, Q1-2, Q4-1, Q4-2)

### TYPICAL CHARACTERISTICS - IGBT Q2, Q3 AND DIODE D2, D3




Figure 11. Typical Output Characteristics




Figure 12. Typical Output Characteristics




Figure 13. Typical Transfer Characteristics




Figure 14. Typical Transfer Characteristics

# TYPICAL CHARACTERISTICS - IGBT Q2, Q3 AND DIODE D2, D3




Figure 15. Transient Thermal Impedance (Q2, Q3)




Figure 16. Transient Thermal Impedance (D2, D3)

# TYPICAL CHARACTERISTICS - IGBT Q2, Q3 AND DIODE D2, D3




Figure 17. FBSOA (Q2, Q3)




Figure 19. Gate Voltage vs. Gate Charge




Figure 18. RBSOA (Q2, Q3)

# TYPICAL CHARACTERISTICS - DIODE D5, D6




Figure 20. Diode Forward Characteristics




Figure 21. Transient Thermal Impedance (D5, D6)

### TYPICAL CHARACTERISTICS - Q1/Q4 IGBT COMUTATES D5/D6 DIODE




Figure 22. Typical Switching Loss Eon vs. IC




Figure 24. Typical Switching Loss Eon vs. R<sub>G</sub>




Figure 26. Typical Switching Time Tdon vs. IC




Figure 23. Typical Switching Loss Eoff vs. IC




Figure 25. Typical Switching Loss Eoff vs. R<sub>G</sub>




Figure 27. Typical Switching Time Tdoff vs. IC

### TYPICAL CHARACTERISTICS - Q1/Q4 IGBT COMUTATES D5/D6 DIODE




Figure 28. Typical Switching Time Tdon vs. R<sub>G</sub>




Figure 29. Typical Switching Time Tdoff vs. R<sub>G</sub>




Figure 30. Typical Reverse Recovery Energy vs. IC




Figure 31. Typical Reverse Recovery Energy vs. R<sub>G</sub>




Figure 32. Typical Reverse Recovery Time vs. IC




Figure 33. Typical Reverse Recovery Time vs. R<sub>G</sub>

### TYPICAL CHARACTERISTICS - Q1/Q4 IGBT COMUTATES D5/D6 DIODE




Figure 34. Typical Reverse Recovery Charge vs. IC




Figure 36. Typical Reverse Recovery Current vs. IC




Figure 38. Typical di/dt vs. IC




Figure 35. Typical Reverse Recovery Charge vs. R<sub>G</sub>




Figure 37. Typical Reverse Recovery Current vs. R<sub>G</sub>




Figure 39. Typical di/dt vs. R<sub>G</sub>

### TYPICAL CHARACTERISTICS - Q2/Q3 IGBT COMUTATES D1/D4 DIODE




Figure 40. Typical Switching Loss Eon vs. IC




Figure 42. Typical Switching Loss Eon vs. R<sub>G</sub>




Figure 44. Typical Turn-On Switching Time vs. IC




Figure 41. Typical Switching Loss Eoff vs. IC




Figure 43. Typical Switching Loss Eoff vs.  $R_{\mbox{\scriptsize G}}$ 




Figure 45. Typical Turn-Off Switching Time vs. IC

## TYPICAL CHARACTERISTICS - Q2/Q3 IGBT COMUTATES D1/D4 DIODE




Figure 46. Typical Turn-On Switching Time vs. R<sub>G</sub>




Figure 48. Typical Reverse Recovery Energy Loss vs. IC




Figure 50. Typical Reverse Recovery Time vs. IC




Figure 47. Typical Turn-Off Switching Time vs. R<sub>G</sub>




Figure 49. Typical Reverse Recovery Energy Loss vs.  $R_G$ 




Figure 51. Typical Reverse Recovery Charge vs. IC

### TYPICAL CHARACTERISTICS - Q2/Q3 IGBT COMUTATES D1/D4 DIODE




Figure 52. Typical Reverse Recovery Current vs. IC




Figure 54. Typical Reverse Recovery Time vs. R<sub>G</sub>




Figure 56. Typical Reverse Recovery Peak Current vs. R<sub>G</sub>




Figure 53. Typical di/dt Current Slope vs. IC




Figure 55. Typical Reverse Recovery Charge vs. R<sub>G</sub>






Figure 57. Typical di/dt vs. R<sub>G</sub>







PIM40, 107.2x47 CASE 180BE ISSUE C


**DATE 27 JUL 2022** 







RECOMMENDED MOUNTING PATTERN\*
For additional information on our Pb-Free strategy and soldering details, please download the On Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



XXXXX = Specific Device Code


G = Pb-Free Package

AT = Assembly & Test Site Code

YYWW = Year and Work Week Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

	М	MILLIMETERS					
DIM	MIN.	NOM.	MAX.				
Α	16.63	17.23	17.83				
A1	4.50	4.70	4.90				
A2	11.60	12.00	12.40				
A3	16.40	16.70	17.00				
b	0.95	1.00	1.05				
D	106.80	107.20	107.60				
D1	92.90	93.00	93.10				
D2	28.40	28.70	29.00				
D3	81.80	82.00	82.20				
D4	104.35	104.75	105.15				
Е	46.60	47.00	47.40				
E1	38.80	39.00	39.20				
E2	17.95	18.25	18.55				
E3	44.30	44.40	44.50				
F	5.40	5.50	5.60				
F1		10.70 REF					
L	5.03	5.23	5.43				



#### NOTE 4

	PIN POS	SITION	П		PIN POS	SITION
PIN	Х	Υ	L	PIN	Х	Υ
1	61.85	0.0		21	0.0	22.1
2	58.85	0.0		22	1.5	25.1
3	52.85	0.0		23	12.85	33.15
4	49.85	0.0		24	12.85	36.5
5	41.35	0.0		25	16.95	36.5
6	38.35	0.0		26	19.95	36.5
7	35,35	0.0		27	22,95	36.5
8	55.85	1.85	II	28	25.95	36.5
9	57.35	4.85		29	31.45	36.5
10	54.35	4.85		30	34.45	36.5
11	25.95	0.0		31	37.45	36.5
13	17.5	0.0		32	40.45	36.5
14	14.5	0.0		33	63.9	36.55
16	3.0	0.0	IF	34	63.9	29.7
17	0.0	0.0	Г	35	56.2	20.75
18	3.0	3.0		38	37.4	21.5
19	0.0	3.0		39	37.4	24.5
20	3.0	22.1		40	19.2	20.75

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME 7 14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS 6 APPLY TO THE PLATED TERMINALS AND ARE MEASURED WHERE THE PIN EXITS THE PACKAGE BODY.
- 4. POSITION OF THE CENTER OF THE TERMINALS IS DETERMINED FROM PIN 17. POSITIONAL TOLERANCE, AS NOTED IN THE DRAWING, APPLIES TO EACH TERMINAL.

	- U				
DOCUMENT NUMBER:	98AON06409H	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PIM40. 107.2x47		PAGE 1 OF 1		

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 24 APR 2020** 






MILLIMETERS MIN. NOM. MAX. 16.90 17.30 17.70 13.97 14.18 14.39 11.70 12.00 12.30 4.40 4.70 5.00 16.40 16,70 17.00 1.61 1.71 1.66 b1 0.75 0.80 0.85 D 92.90 93.00 93.10 D1 104.45 104.75 105.05 D2 81.80 82.00 82.20 D3 106.90 107.20 107.50 Е 46.70 47.00 47.30 E1 44.10 44.40 44.70 E2 38.80 39.00 39.20 5.40 5.50 5.60 Р P1 10.60 10.70 10.80

1.80

2.00

2.20

Α2



NOTE 4					
	PIN POS	SITION		PIN PO	SITION
PIN	х	Y	PIN	х	Y
1	61.85	0.00	21	0.00	22.10
2	58.85	0.00	22	1.50	25.10
3	52.85	0.00	23	12.85	33.15
4	49.85	0.00	24	12.85	36.50
5	41.35	0.00	25	16.95	36.50
6	38.35	0.00	26	19.95	36.50
7	35.35	0.00	27	22.95	36.50
8	55.85	1.85	28	25.95	36.50
9	57.35	4.85	29	31.45	36.50
10	54.35	4.85	30	34.45	36.50
11	25.95	0.00	31	37.45	36.50
13	17.50	0.00	32	40.45	36.50
14	14.50	0.00	33	63.90	36.55
16	3.00	0.00	34	63.90	29.70
17	0.00	0.00	35	56.20	20.75
18	3.00	3.00	38	37.40	21.50
19	0.00	3.00	39	37.40	24.50
20	3.00	22,10	40	19,20	20.75

P2

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009
- 2. CONTROLLING DIMENSION : MILLIMETERS
- 3. DIMENSIONS 6 AND 61 APPLY TO THE PLATED TERMINALS AND ARE MEASURED AT DIMENSION A1
- 4. PIN POSITION TOLERANCE IS ± 0.4mm
- 5. PACKAGE MARKING IS LOCATED AS SHOWN ON THE SIDE OPPOSITE THE PACKAGE ORIENTATION FEATURES

XXXXX = Specific Device Code
G = Pb-Free Package
AT = Assembly & Test Site Code
YYWW= Year and Work Week Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON20719H	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PIM36 93X47 (PRESS FIT)		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales