Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, TO247-4, 1200 V, 8.6 mohm

UF3SC120009K4S



TO247-4
CASE 340AN

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gatedrive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO247-4 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- Typical On-resistance $R_{DS(on),\,typ}$ of 8.6 mΩ
- Maximum Operating Temperature of 175 °C
- Excellent Reverse Recovery
- Low Gate Charge
- Low Intrinsic Capacitance
- ESD Protected, HBM Class 2
- TO247-4 Package for Faster Switching, Clean Gate Waveforms
- This Device is Pb-Free, Halogen Free and is RoHS Compliant

Typical Applications

- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating

MARKING DIAGRAM



UF3SC120009K4S	= Specific Device Code
A	= Assembly Location
YY	= Year
WW	= Work Week
ZZZ	= Lot ID

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V_{DS}		1200	V
Gate-source Voltage	V_{GS}	DC	−20 to +20	V
Continuous Drain Current (Note 1)	I_D	T_C < 110 °C	120	A
Pulsed Drain Current (Note 2)	I_{DM}	T_C = 25 °C	550	A
Single Pulsed Avalanche Energy (Note 3)	E_{AS}	L = 15 mH, I_{AS} = 8.6 A	555	mJ
Power Dissipation	P_{tot}	T_C = 25 °C	789	W
Maximum Junction Temperature	$T_{J, max}$		175	°C
Operating and Storage Temperature	T_J, T_{STG}		−55 to 175	°C
Max. Lead Temperature for Soldering, 1/8” from Case for 5 Seconds	T_L		250	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by bondwires.
2. Pulse width t_p limited by $T_{J, max}$.
3. Starting T_J = 25 °C.

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		–	0.15	0.19	°C/W

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE – STATIC						
Drain-source Breakdown Voltage	BV_{DS}	V_{GS} = 0 V, I_D = 1 mA	1200	–	–	V
Total Drain Leakage Current	I_{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V, T_J = 25 °C	–	6	600	μA
		V_{DS} = 1200 V, V_{GS} = 0 V, T_J = 175°C	–	65	–	
Total Gate Leakage Current	I_{GSS}	V_{DS} = 0 V, T_J = 25 °C, V_{GS} = –20 V / +20 V	–	5	±20	μA
Drain-source On-resistance	$R_{DS(on)}$	V_{GS} = 12 V, I_D = 100 A, T_J = 25°C	–	8.6	11	mΩ
		V_{GS} = 12 V, I_D = 100 A, T_J = 125°C	–	13.5	–	
		V_{GS} = 12 V, I_D = 100 A, T_J = 175°C	–	18.2	–	
Gate Threshold Voltage	$V_{G(th)}$	V_{DS} = 5 V, I_D = 10 mA	4	4.7	6	V
Gate Resistance	R_G	f = 1 MHz, open drain	–	0.8	1.5	Ω
TYPICAL PERFORMANCE – REVERSE DIODE						
Diode Continuous Forward Current (Note 1)	I_S	T_C < 110 °C	–	–	120	A
Diode Pulse Current (Note 2)	$I_{S, pulse}$	T_C = 25 °C	–	–	550	A
Forward Voltage	V_{FSD}	V_{GS} = 0 V, I_S = 100 A, T_J = 25 °C	–	1.65	2	V
		V_{GS} = 0 V, I_S = 100 A, T_J = 175 °C	–	2.4	–	
Reverse Recovery Charge	Q_{rr}	V_{DS} = 800 V, I_S = 100 A, V_{GS} = –5 V, R_{G_EXT} = 22 Ω, di/dt = 3700 A/μs, T_J = 25 °C	–	1373	–	nC
Reverse Recovery Time	t_{rr}		–	60	–	ns
Reverse Recovery Charge	Q_{rr}	V_{DS} = 800 V, I_S = 100 A, V_{GS} = –5 V, R_{G_EXT} = 22 Ω, di/dt = 3700 A/μs, T_J = 150 °C	–	1275	–	nC
Reverse Recovery Time	t_{rr}		–	60	–	ns
TYPICAL PERFORMANCE – DYNAMIC						
Input Capacitance	C_{iss}	V_{DS} = 100 V, V_{GS} = 0 V, f = 100 kHz	–	8512	–	pF
Output Capacitance	C_{oss}		–	755	–	
Reverse Transfer Capacitance	C_{rss}		–	9	–	
Effective Output Capacitance, Energy Related	$C_{oss(er)}$	V_{DS} = 0 V to 800 V, V_{GS} = 0 V	–	395	–	pF
Effective Output Capacitance, Time Related	$C_{oss(tr)}$		–	870	–	
C_{OSS} Stored Energy	E_{oss}	V_{DS} = 800 V, V_{GS} = 0 V	–	128	–	μJ
Total Gate Charge	Q_G	V_{DS} = 800 V, I_D = 100 A, V_{GS} = –5 V to 15 V	–	234	–	nC
Gate-drain Charge	Q_{GD}		–	40	–	
Gate-source Charge	Q_{GS}		–	96	–	
Turn-on Delay Time	$t_{d(on)}$	V_{DS} = 800 V, I_D = 100 A, Gate Driver = –5 V to +15 V, Turn-on $R_{G, EXT}$ = 1.5 Ω, Turn-off $R_{G, EXT}$ = 5 Ω, Inductive Load, FWD: same device with V_{GS} = –5 V, R_G = 5 Ω, T_J = 25 °C	–	32	–	ns
Rise Time	t_r		–	58	–	
Turn-off Delay Time	$t_{d(off)}$		–	113	–	
Fall Time	t_f		–	16	–	
Turn-on Energy	E_{ON}		–	3463	–	μJ
Turn-off Energy	E_{OFF}		–	722	–	
Total Switching Energy	E_{TOTAL}		–	4185	–	

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE – DYNAMIC						
Turn-on Delay Time	$t_{d(on)}$	V_{DS} = 800 V, I_D = 100 A, Gate Driver = −5 V to +15 V, Turn-on $R_{G, EXT}$ = 1.5 Ω, Turn-off $R_{G, EXT}$ = 5 Ω, Inductive Load, FWD: same device with V_{GS} = −5 V, R_G = 5 Ω, T_J = 150 °C	–	28	–	ns
Rise Time	t_r		–	66	–	
Turn-off Delay Time	$t_{d(off)}$		–	126	–	
Fall Time	t_f		–	16	–	
Turn-on Energy	E_{ON}		–	3539	–	μJ
Turn-off Energy	E_{OFF}		–	700	–	
Total Switching Energy	E_{TOTAL}		–	4239	–	
Turn-on Delay Time	$t_{d(on)}$	V_{DS} = 800 V, I_D = 100 A, Gate Driver = −5 V to +15 V, Turn-on $R_{G, EXT}$ = 1.5 Ω, Turn-off $R_{G, EXT}$ = 5 Ω, Inductive Load, FWD: UJ3D1250K, T_J = 25 °C	–	33	–	ns
Rise Time	t_r		–	50	–	
Turn-off Delay Time	$t_{d(off)}$		–	113	–	
Fall Time	t_f		–	15	–	
Turn-on Energy	E_{ON}		–	1895	–	μJ
Turn-off Energy	E_{OFF}		–	680	–	
Total Switching Energy	E_{TOTAL}		–	2575	–	
Turn-on Delay Time	$t_{d(on)}$	V_{DS} = 800 V, I_D = 100 A, Gate Driver = −5 V to +15 V, Turn-on $R_{G, EXT}$ = 1.5 Ω, Turn-off $R_{G, EXT}$ = 5 Ω, Inductive Load, FWD: UJ3D1250K, T_J = 150 °C	–	33	–	ns
Rise Time	t_r		–	52	–	
Turn-off Delay Time	$t_{d(off)}$		–	127	–	
Fall Time	t_f		–	15	–	
Turn-on Energy	E_{ON}		–	1989	–	μJ
Turn-off Energy	E_{OFF}		–	595	–	
Total Switching Energy	E_{TOTAL}		–	2584	–	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL PERFORMANCE DIAGRAMS



Figure 1. Typical Output Characteristics at T_J = −55 °C, t_p < 250 μs



Figure 2. Typical Output Characteristics at T_J = 25 °C, t_p < 250 μs



Figure 3. Typical Output Characteristics at T_J = 175 °C, t_p < 250 μs



Figure 4. Normalized On-Resistance vs. Temperature at V_{GS} = 12 V and I_D =100 A



Figure 5. Typical Drain-Source On-Resistances at V_{GS} = 12 V



Figure 6. Typical Transfer Characteristics at V_{DS} = 5 V

TYPICAL PERFORMANCE DIAGRAMS (continued)



Figure 7. Threshold Voltage vs. Junction Temperature at V_{DS} = 5 V and I_D = 10 mA



Figure 8. Typical Gate Charge at V_{DS} = 800 V and I_D = 100 A



Figure 9. 3rd Quadrant Characteristics at T_J = −55 °C



Figure 10. 3rd Quadrant Characteristics at T_J = 25 °C



Figure 11. 3rd Quadrant Characteristics at T_J = 175 °C



Figure 12. Typical Stored Energy in C_{OSS} at V_{GS} = 0 V

TYPICAL PERFORMANCE DIAGRAMS (continued)



Figure 13. Typical Capacitances at f = 100 kHz and V_{GS} = 0 V



Figure 14. DC Drain Current Derating



Figure 15. Total Power Dissipation



Figure 16. Maximum Transient Thermal Impedance



Figure 17. Safe Operation Area at T_C = 25 °C, D = 0, Parameter t_p



Figure 18. Clamped Inductive Switching Energy vs. Drain Current at T_J = 25 °C

TYPICAL PERFORMANCE DIAGRAMS (continued)



Figure 19. Clamped Inductive Switching Turn-on Energy vs. $R_{G,\ EXT\_ON}$



Figure 20. Clamped Inductive Switching Turn-off Energy vs. $R_{G,\ EXT\_OFF}$



Figure 21. Clamped Inductive Switching Energy vs. Junction Temperature at V_{DS} = 800 V and I_D = 100 A



Figure 22. Reverse Recovery Charge Qrr vs. Junction Temperature



Figure 23. Clamped Inductive Switching Energy vs. Drain Current at T_J = 25 °C



Figure 24. Clamped Inductive Switching Energy vs. Junction Temperature at V_{DS} = 800 V and I_D = 100 A

APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.

ORDERING INFORMATION

Part Number	Marking	Package	Shipping
UF3SC120009K4S	UF3SC120009K4S	TO247-4	600 Units / Tube



TO247−4 15.90x20.96x5.03, 5.44P
CASE 340AN
ISSUE D

DATE 14 APR 2025



SYM	millimeters		
	MIN	NOM	MAX
A	4.70	5.03	5.31
A1	2.21	2.40	2.59
A2	1.50	2.03	2.49
b	0.99	1.20	1.40
b2	1.65	2.03	2.39
c	0.38	0.60	0.89
D	20.80	20.96	21.46
D1	13.08	–	–
D2	0.51	1.19	1.35
E	15.49	15.90	16.26
e	2.54 BSC		
e1	5.08 BSC		
E1	13.46	–	–
E2	3.43	3.89	5.20
L	19.81	20.17	20.32
L1	–	–	4.50
ØP	3.40	3.60	3.80
ØP1	7.06	7.19	7.39
Q	5.38	5.62	6.20
S	6.17 BSC		
θ	3°		
θ1	20°		
θ2	10°		

NOTE:
1. Dimensioning and tolerancing as per ASME Y14.5 - 2018
2. Controlling dimension : millimeters
3. Package Outline in compliance with JEDEC standard var. AD.
4. Dimensions D & E does not include mold flash.
5. ØP to have max draft angle of 1.7° to the top with max. hole diameter of 3.91mm.
5. Through Hole diameter value = End Hole diameter
6. PCB Through Hole pattern as per IPC-2221/IPC-2222

TO247−4 15.90x20.96x5.03, 5.44P
CASE 340AN
ISSUE D

DATE 14 APR 2025

RECOMMENDED PCB THROUGH HOLE



NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE.
END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales