

## **SiC JFET Division**

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,


















# UJ3C065080B3



# Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-3L, 650 V, 80 mohm

Rev. D, January 2025

### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the  $\mathsf{D}^2\mathsf{PAK-3L}$  package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

### **Features**

- Typical on-resistance R<sub>DS(on),typ</sub> of 80mΩ
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3

Part Number	Package	Marking		
UJ3C065080B3	D <sup>2</sup> PAK-3L	UJ3C065080B3		







### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	ı	T <sub>C</sub> = 25°C	25	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	18.2	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	65	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.1A	33	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	115	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J,T_STG$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	245	°C

- 1. Limited by  $T_{J,\text{max}}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

### **Thermal Characteristics**

Darameter	Symbol	Test Conditions		Units		
Parameter	Symbol Test Conditions	Min	Тур	Max	Units	
Thermal resistance, junction-to-case	$R_{ heta$ JC			1	1.3	°C/W















## Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## **Typical Performance - Static**

Parameter	Symbol	Test Conditions		Value		Units	
Parameter	Symbol Test Conditions		Min	Тур	Max	UIIILS	
Drain-source breakdown voltage	$BV_DS$	$V_{GS}$ =0V, $I_D$ =1mA	650			V	
Total drain lookage current		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		6	100	^	
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		40		μΑ	
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μА	
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =20A, $T_{J}$ =25°C		80	100		
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =125°C		111		mΩ	
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =175°C		141			
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_D$ =10mA	4	5	6	V	
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω	

## Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units			
Parameter	Symbol Test Conditions		Min	Тур Мах		Offits	
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			25	Α	
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			65	Α	
Forward voltage	$V_{FSD}$	V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =25°C		1.5	2	V	
		V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =175°C		1.75		v	
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_S$ =20A, $V_{GS}$ =0V, $R_{G\_EXT}$ =20 $\Omega$		111		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=1600A/μs, Τ <sub>J</sub> =150°C		16		ns	















## Typical Performance - Dynamic

Parameter	Symbol	Test Conditions		Value		Units	
Parameter	, ,		Min	Тур	Max	Units	
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500			
Output capacitance	C <sub>oss</sub>	f=100kHz		104		pF	
Reverse transfer capacitance	$C_{rss}$	I-100KHZ		2.6			
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		77		pF	
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		176		pF	
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		6.2		μЈ	
Total gate charge	$Q_G$	- V <sub>DS</sub> =400V, I <sub>D</sub> =20A, -		51			
Gate-drain charge	$Q_{GD}$	$V_{DS} = -5V \text{ to } 15V$		11		nC	
Gate-source charge	$Q_{GS}$	VGS - 3V to 13V		19			
Turn-on delay time	$t_{d(on)}$			18			
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =20A, Gate Driver =-5V to +15V,		13		nc	
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}=1\Omega$ ,		59		– ns	
Fall time	$t_f$	Turn-off $R_{G,EXT}$ =20 $\Omega$		11			
Turn-on energy	E <sub>ON</sub>	Inductive Load,		85			
Turn-off energy	E <sub>OFF</sub>	FWD: UJ3D06510TS, T <sub>J</sub> =150°C		62		μЈ	
Total switching energy	E <sub>TOTAL</sub>	., 250 0		147			





60













### **Typical Performance Diagrams**



50 Drain Current, I<sub>D</sub> (A) 40 30 Vgs = 15V Vgs = 8V 20 Vgs = 7V Vgs = 6.5V10 Vgs = 6V 0 1 2 10 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J = -55$ °C,  $tp < 250 \mu s$ 

Figure 2. Typical output characteristics at  $T_J = 25$ °C, tp < 250µs






Figure 3. Typical output characteristics at  $T_1 = 175$ °C,  $tp < 250 \mu s$ 

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 20A

















40 Tj = -55°C Tj = 25°C 30 **-** Tj = 175°C Drain Current, I<sub>D</sub> (A) 20 10 0 3 4 5 7 8 9 0 1 6 10 Gate-Source Voltage,  $V_{GS}(V)$ 

Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 20A


















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















30 25 20 15 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 




Figure 18. Clamped inductive switching energy vs. drain current at  $T_J = 150$ °C




Figure 19. Clamped inductive switching turn-on energy vs.  $R_{G,EXT\ ON}$ 




Figure 20. Clamped inductive switching turn-off energy vs.  $R_{G,EXT\ OFF}$ 


















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 400V and  $I_D$  = 20A

### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com














### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



# TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

## **PACKAGE OUTLINE**




SYM	INC	MILLIN	METERS	
	MIN	MAX	MIN	MAX
A	0.160	0.190	4.064	4.826
A1	0.000	0.010	0.00	0.254
A2	0.087	0.114	2.20	2.8956
b	0.020	0.039	0.508	0.9906
b2	0.045	0.07	1.143	1.778
С	0.015	0.029	0.381	0.7366
c2	0.045	0.065	1.143	1.651
D	0.330	0.380	8.382	9.652
D1	0.270	0.330	6.858	8.37
е	0.100	) BSC	2.54	BSC
E	0.380	0.420	9.652	10.668
E1	0.245	0.330	6.223	8.37
Н	0.575	0.625	14.605	15.875
L	0.070	0.110	1.778	2.794
L1	0.040	0.066	1.02	1.6764
L2	0.050	0.07	1.27	1.778
L3	0.010	) BSC	0.25	BSC



# TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

### **PCB LAND PATTERN**




### Notes:

- 1. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 2. TOLERANCE 0.10MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 3. DIMENSION L IS MEASURED IN GAUGE LINE.
- 4. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 5. REFER TO JEDEC TO-263AB.



# TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

### **PART MARKING**



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK


LLL = LOT ID

### **PACKING TYPE**

**ANTI-STATIC TAPE & REEL (T&R)** 

**QUANTITY / REEL: 800 UNITS** 

### CARRIER TAPE DRAWING



Р	ACKAGE	A0	BO	K0	DO	D1	E	E1	E2	P0	P1	P2	Т
(2	D2PAK 24 mm)	10.80 ±0.10	16.30 ±0,10	4.70 ±0,10	1.50 ±0.10	1.50 +0.1 -0	24.00 ±0,30	1.75 ±0,10	11.50 ±0,10	16.00 ±0.10	4.00 ±0.10	2.00 ±0,10	0.35 ±0,10


### NOTE:

- 1.Measured from centeline of sprocket hole to centreline of pocket.
- 2.Cumulative tolerance of 10 sprocket holes is  $\pm 0.20$ .
- 3.Camber not to exceed 2mm in 200mm



# TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

### **REEL DRAWING**



### **DISCLAIMER**

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales