Drivers & Fanout Buffers | MC100EP210S

时钟驱动器，1:5 差分，双路 LVDS，2.5 V

量产中

数据表

购买

概览

MC100EP210S 是一款低歪曲率 1:5 双路差分驱动器，在设计时考虑到了 LVDS 时钟分配。LVDS 或 LVPECL 输入信号为差分信号，并且信号被分配为五个相同的差分 LVDS 输出。EP210S 可特别保证低输出-输出歪曲率。优化的设计、布局和处理最大程度降低了器件内和器件到器件的歪曲率。整个输入提供两个内部 50 欧姆电阻。对于 LVDS 输入，应断开 VTA 和 VTB 引脚的连接。对于 LVPECL 输入，应将 VTA 和 VTB 引脚连接至 VTT（VCC-2.0 V）电源。设计人员可充分利用 EP210S 的性能，在底板或主板上分配低歪曲率 LVDS 时钟。在无信号条件下，应对差分输入进行特别考虑以防止不稳定。

  • High Performance Logic for test systems and work stations. Clock fan out in routers, switches and other networking applications
  • 20 ps Typical Output-to-Output Skew
  • 85 ps Typical Device-to-Device Skew
  • 550 ps Typical Propagation Delay
  • The 100 Series contains temperature compensation.
  • Maximum Frequency > 1 Ghz
  • Operating Range: VCC = 2.375 V to 2.625 V with VEE = 0 V
  • Internal 50Ω Input Termination Resistors
  • LVDS Input/Output Compatible
  • Pb-Free Packages are Available

工具和资源

与MC100EP210S相关的产品服务、工具和其他资源

CAD Model

CAD模型

物质成分

产品更改通知

可靠性数据

产品参数及购买信息

搜寻

Close Search

产品:

4

分享

排序方式

产品系列:

┗

可订购器件:

4

产品

状态

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

Input / Output Ratio

Input Level

Output Level

VCC Typ (V)

tJitterRMS Typ (ps)

tskew(o-o) Max (ps)

tpd Typ (ns)

tR & tF Max (ps)

fmaxClock Typ (MHz)

fmaxData Typ (Mbps)

参考价格

MC100EP210SFAG

联系销售

量产中

CAD Model

Pb

A

H

P

LQFP-32

561AB

2

260

JTRAY

250

Yes

Buffer

2

1:5

CML

ECL

LVDS

LVDS

2.5

0.2

25

0.55

200

1000

-

Price N/A

More Details

MC100EP210SFAR2G

联系销售

量产中

CAD Model

Pb

A

H

P

LQFP-32

561AB

2

260

REEL

2000

Yes

Buffer

2

1:5

CML

ECL

LVDS

LVDS

2.5

0.2

25

0.55

200

1000

-

Price N/A

More Details

MC100EP210SMNG

联系销售

量产中

CAD Model

Pb

A

H

P

QFN-32

488AM

1

260

TUBE

74

Yes

Buffer

2

1:5

CML

ECL

LVDS

LVDS

2.5

0.2

25

0.55

200

1000

-

Price N/A

More Details

MC100EP210SMNR4G

联系销售

量产中

CAD Model

Pb

A

H

P

QFN-32

488AM

1

260

REEL

1000

Yes

Buffer

2

1:5

CML

ECL

LVDS

LVDS

2.5

0.2

25

0.55

200

1000

-

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :

1
contact sales icon

支持服务

联系安森美销售团队获得支持，查询或者对比产品细节。

可靠性数据

Die Related Summary Data

Device: MC100EP210SFAG

Equivalent to wafer fab process: MOSAIC

产品技术

产品技术

等效器件小时

平均故障间隔时间/平均无故障时间（按小时计算）

FITS

MOSAIC

0

476668904

More Details

Re-calculate Data

Data is based on the following assumptions.

Note: The temperature and confidence level may be adjusted to your requirements.

Disclaimer: A reliability FIT rate calculated using this tool shall not be used for any functional safety purpose. In case a raw FIT rate needs to be estimated for a component which is targeted to be used in a safety critical application (i.e. compliant to ISO 26262 standard) it should be calculated according to generic safety standards (IEC62380, IEC61709, SN29500, FIDES, etc.)

重新搜寻