The MC10/100EP51 is a differential clock D flip-flop with reset. The device is functionally equivalent to the EL51 and LVEL51 devices.
The reset input is an asynchronous, level triggered signal. Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP51 allow the device to be used as a negative edge triggered flip-flop.
The differential input employs clamp circuitry to maintain stability under open input conditions. When left open, the CLK input will be pulled down to VEE and the CLKbar input will be biased at VCC / 2.
如需购买产品或样品，请先登录您的安森美账号。
搜寻
Close Search
产品:
3
分享
排序方式
Product Groups:
┗
Orderable Parts:
3
产品
MC10EP51DR2G
Active
Pb
A
H
P
SOIC-8
1
260
REEL
2500
Y
D-Type
1
ECL
ECL
5
0.2
0.375
0.1
0.1
0.15
170
3000
Price N/A
More Details
MC10EP51DTG
Active
Pb
A
H
P
TSSOP-8
3
260
TUBE
100
Y
D-Type
1
ECL
ECL
5
0.2
0.375
0.1
0.1
0.15
170
3000
Price N/A
More Details
MC10EP51MNTAG
Active
Pb
A
H
P
DFN-8
1
260
REEL
1000
Y
D-Type
1
ECL
ECL
5
0.2
0.375
0.1
0.1
0.15
170
3000
Price N/A
More Details
Show More
1-25 of 25
Products per page
Jump to :
Hello, your current browser settings are preventing us from processing your submission. You can adjust your browser settings and reload the page or you can submit an email directly to inside.sales@onsemi.com
You might also try the following:
Thank you for submitting the contact sales form. Your request is on its way to our sales support team!
We thank you for your interest in onsemi and are working on your request. Our sales support team will respond to your request within two business days.
