The MC14526B binary counter is constructed with MOS P-channel and N-channel enhancement mode devices in a monolithic structure. This device is presettable, cascadable, synchronous down counter with a decoded "0" state output for divide-by-N applications. In single stage applications the "0" output is applied to the Preset Enable input. The Cascade Feedback input allows cascade divide-by-N operation with no additional gates required. The Inhibit input allows disabling of the pulse counting function. Inhibit may also be used as a negative edge clock.
This complementary MOS counter can be used in frequency synthesizers, phase-locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.
特性
如需购买产品或样品，请先登录您的安森美账号。
搜寻
Close Search
产品:
2
分享
排序方式
Product Groups:
┗
Orderable Parts:
2
Show More
1-25 of 25
Products per page
Jump to :
Hello, your current browser settings are preventing us from processing your submission. You can adjust your browser settings and reload the page or you can submit an email directly to inside.sales@onsemi.com
You might also try the following:
Thank you for submitting the contact sales form. Your request is on its way to our sales support team!
We thank you for your interest in onsemi and are working on your request. Our sales support team will respond to your request within two business days.
