ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

Dual-Channel 1206A ChipFET™ Power MOSFET Recommended Pad Pattern and Thermal Performance



http://onsemi.com

APPLICATION NOTE

Introduction

New ON Semiconductor ChipFETs in the leadless 1206A package features the same outline as popular 1206A resistors and capacitors but provide all the performance of true power semiconductor devices. The 1206A ChipFET has the same footprint as the body of the LITTLE FOOT® TSOP-6, and can be thought of as a leadless TSOP-6 for purposes of visualizing board area, but its thermal performance bears comparison with the much larger SO-8.

This technical note discusses the dual ChipFET 1206A pin-out, package outline, pad patterns, evaluation board layout, and thermal performance.

Pin-Out

Figure 1 shows the pin-out description and Pin 1 identification for dual-channel 1206A ChipFET device. The pin-out is similar to the TSOP-6 configuration, with two additional drain pins to enhance power dissipation and thus thermal performance. The legs of the device are very short, again helping to reduce the thermal path to the external heatsink/pcb and allowing a larger die to be fitted in the device if necessary.




Figure 1. Dual 1206A ChipFET

Basic Pad Patterns

The basic pad layout with dimensions are shown in Figure 2, on the following page. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 3 improves the thermal area of the drain connections (pins 5 and 6, pins 7 and 8) while remaining within the confines of the basic footprint. The drain copper area is 0.0019 sp. in. or 1.22 sq. mm. This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the dual device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further. An example of this method is implemented on the ON Semiconductor Evaluation Board described in the next section (Figure 4).





Figure 2. Basic Pad Layout

The ON Semiconductor Evaluation Board for the Dual 1206A

The dual ChipFET 1206A evaluation board measures 0.6 in. by 0.5 in. Its copper pad pattern consists of an increased pad area around each of the two drains leads on the top side—approximately 0.0246 sq. in. or 15.87 sq. mm—and vias added through to the underside of the board, again with a maximized copper pad area of approximately the board—size dimensions, split into two for each of the drains. The outer package outline is for the 8—pin DIP, which will allow test sockets to be used to assist in testing.

The thermal performance of the 1206A on this board has been measured with the results following on the next page. The testing included comparison with the minimum recommended footprint on the evaluation board—size pcb and the industry standard one—inch square FR4 pcb with copper on both sides of the board.

Front of Board






Figure 3. Minimum Recommended Pad Pattern

Thermal Performance

Junction-to-Foot Thermal Resistance (the Package Performance)

Thermal performance for the 1206A ChipFET measured as junction—to—foot thermal resistance is 30°C/W typical, 40°C/W maximum for the dual device. The "foot" is the drain lead of the device as it connects with the body. This is indexical to the dual SO–8 package $R_{\theta ja}$ performance, a feat made possible by the shortening the leads to the where they become only a small part of the total footprint area.

Back of Board




Figure 4. Evaluation Board

AND8061/D

Junction-to-Ambient Thermal Resistance (dependent on the pcb size)

The typical $R_{\theta ja}$ for the dual–channel 1206A ChipFET is 90°C/W steady state, identical to the SO–8. Maximum ratings are 110° C/W for both the 1206A and SO–8. Both packages have comparable thermal performance on the 1" square pcb footprint with the 1206A dual package having a quarter of the body area, a significant factor when considering board area.

Testing

To aid comparison further, Figure 5 illustrates ChipFET 1206A dual thermal performance on two different board sizes and three different pad patterns. The results display the thermal performance out to the steady state and produce a graphic account on how to increased copper pad area for the drain connections can enhance thermal performance. The measured steady state values of $R_{\theta ja}$ for the Dual 1206A ChipFET are:

Minimum recommended pad pattern (see Figure 3) on the evaluation board size of 0.5 in. x 0.6 in.	185°C/W
The evaluation board with the pad pattern described on Figure 4.	128°C/W
Industry standard 1" square pcb with maximum copper both sides.	90°C/W

The results show that a major reduction can be made in the thermal resistance by increasing the copper drain area. In this example, a 57°C/W reduction was achieved without having to increased the size of the board. If increasing board size is an option, a further 38°C/W reduction was obtained by maximizing the copper from the drain on the larger 1" square pcb.




Figure 5. Dual 1206-8 ChipFET

Summary

The Thermal results for the dual-channel 1206A ChipFET package display identical power dissipation performance to the SO-8 with a footprint reduction of 80%. Careful design of the package has allowed for this performance to be achieved. The short leads allow the die size to be maximized and thermal resistance to be reduced within the confines of the TSOP-6 body size.


Associated Document

ON Semiconductor Application Note, AND8044/D
 "Single-Channel 1206A ChipFET Power MOSFET
 Recommended Pad Patteren and Thermal
 Performace".

AND8061/D

PACKAGE DIMENSIONS

ChipFET CASE 1206A ISSUE B



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
- LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
- DIMENSIONS A AND B EXCLUSIVE OF MOLD
- 6. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

 7. 126A-01 OBSOLETE. NEW STANDARD IS 1206A.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.95	3.10	0.116	0.122
В	1.55	1.70	0.061	0.067
С	1.00	1.10	0.039	0.043
D	0.25	0.35	0.010	0.014
G	0.65 BSC		0.025 BSC	
J	0.10	0.20	0.004	0.008
K	0.28	0.42	0.011	0.017
L	0.55 BSC		0.022 BSC	
M	5 ° NOM		5 ° NOM	
S	1.90 BSC		0.076 BSC	

ChipFET is a trademark of Vishay Siliconix. LITTLE FOOT is a registered trademark of Vishay Siliconix.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.