## AND9352/D

CMOS 16-BIT MICROCONTROLLER
LC88 SERIES CHAPTER 5
INSTRUCTIONS
USER'S MANUAL

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com

APPLICATION NOTE

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at uww.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
Chapter 5 Instructions ..... 5-1
5.1 Overview ..... 5-1
5.2 Addressing Modes ..... 5-2
5.2.1 Overview ..... 5-2
5.2.2 Addressing (immediate) ..... 5-2
5.2.3 Addressing (general-purpose register) ..... 5-2
5.2.4 Addressing (bit) ..... 5-2
5.2.5 Addressing (shift amount) ..... 5-2
5.2.6 Addressing (memory:0 to OFFFFH) ..... 5-3
5.2.7 Addressing (memory:0 to FFFF_FFFFH) ..... 5-4
5.2.8 Addressing (program counter(PC)) ..... 5-5
5.3 Coding Conventions ..... 5-6
5.4 Instruction Descriptions ..... 5-(7-216)

## 5. Instructions

### 5.1 Overview

The X stormy 16 instructions are classified as shown below. The supported instruction word lengths are word and its multiples. The number of possible operands is from 0 to 3 .

- Xstormy 16 Instruction Types

| Type | Instruction | Operand | Operation |
| :---: | :---: | :---: | :---: |
| Data transfer | MOV, MOVF, MASK | 2 | op1ヶop2 |
| PUSH, POP | PUSH, POP | 1 | SP $\Leftrightarrow$ op1 |
| SWAP | SWPN, SWPB, SWPW | 1/2 | op $1 \Leftrightarrow$ op1 or op $1 \Leftrightarrow$ op2 |
| Logical operation | AND, OR, XOR, NOT | 1/2 | op1 $\leftarrow \mathrm{f}$ (op1, op2), op1 $\leftarrow$ not(op1) |
| Arithmetic operation | ADD, ADC, SUB, SBC, INC, DEC | 1/2 | $\begin{aligned} & \text { op1 } \leftarrow \mathrm{f}(\text { op } 1, \text { op2) }, \\ & \text { op1 } 1 \text { inc/dec(op1) }) \\ & \hline \end{aligned}$ |
| Logical shift | RRC, RLC, SHR, SHL | 2 | Shift/Rotate op1 by op2. |
| Arithmetic shift | ASR | 2 | Shift op1 by op2. |
| Bit manipulation | SET1, CLR1 | 2 | Set/Clear bit op2 of op1. |
| Data conversion | CBW, REV | 1 | op1[15:8]<op1[7] |
| Conditional branch | BGE, BNC, BLT, BC, BGT, BHI, BLE, BLS, BPL, BNV, BMI, BV, BNZ, BZ | 3 | If test(op1-op2), then branch by op3. |
| Bit conditional branch | BN, BP | 3 | If test(bit op2 of op1), then branch by op3. |
| Flag conditional branch | BGE, BNC, BLT, BC, BGT, BHI, BLE, BLS, BPL, BNV, BMI, BV, BNZ, BZ | 1 | If flag, then branch by opl. |
| Unconditional branch | BR, JMP, JMPF | 1/2 | Branch by op1. Jump to op1(, 2). |
| Unconditional call | CALLR, CALL, CALLF, ICALLR, ICALL, ICALLF | 1/2 | Branch by opl. Jump to opl(, 2). |
| Return | IRET, RET | 0 | Return from subroutine call. |
| Multiplication/di vision | MUL, DIV, DIVLH, SDIV, SDIVLH | 0 |  |
| System control | NOP, HALT, HOLD, HOLDX, BRK, RESET | 0 | Control system. |

## Instructions

### 5.2 Addressing Modes

### 5.2.1 Overview

Xstormy 16 addresses data on a 64 KB bank basis. It can handle a maximum of 4 GB of data ( 0 to FFFF_FFFFH). This 4GB data includes the programming ROM data.
The program counter (PC) can handle a linear 4GB addressing space ( 8000 H to FFFF_FFFFH). However, only 16 MB space $(8000 \mathrm{H}$ to 00 FF _FFFFH) can be specified with absolute addresses.

### 5.2.2 Addressing (immediate)

|  | Addressing Mode | Description | Symbol |
| :---: | :--- | :--- | :--- |
| 1 | Immediate data | The data in the instruction code is the operand of the <br> instruction. | \#imm16, \#imm8, <br> \#imm4, \#imm2 |

### 5.2.3 Addressing (general-purpose register)

|  | Addressing Mode | Description | Symbol |
| :---: | :--- | :--- | :--- |
| 2 | Register direct <br> (R0 to R15) | The general-purpose register designated by the data in the <br> instruction code is the operand of the instruction. | Rd <br> Rs |
| 3 | PSW register indirect <br> (R0 to R15) | The general-purpose register designated by bits 15 to 12 of the <br> PSW is the operand of the instruction. | Rx, <br> $\mathrm{RxL}, \mathrm{RxH}$ |

### 5.2.4 Addressing (bit)

|  | Addressing Mode | Description | Symbol |
| :---: | :--- | :--- | :--- |
| 4 | Immediate data | The required bits are designated by the data in the instruction <br> code. | \#imm4 |
| 5 | Register indirect | The required bits are designated by the contents of the <br> general-purpose register specified by the data in the instruction <br> code. | Rs |

### 5.2.5 Addressing (shift amount)

|  | Addressing Mode | Description | Symbol |
| :---: | :--- | :--- | :--- |
| 6 | Immediate data | The shift or rotation amount is designated by the data in the <br> instruction code. | \#imm3, <br> \#imm4 |
| 7 | Register indirect | The required shift or rotation amount is designated by the <br> contents of the general-purpose register specified by the data in <br> the instruction code. | Rs |

### 5.2.6 Addressing (memory: 0 to 0FFFFH)

|  | Addressing Mode | Description | Symbol |
| :---: | :---: | :---: | :---: |
| 8 | SFR direct (7F00 to 7FFFH) | The result of adding 7F00H to the 8-bit data in the instruction code is regarded as an address and used to designate the operand (SFR) in memory. | m16 |
| 9 | RAM direct ( 0000 H to 00 FFH ) | The 8-bit data in the instruction code is regarded as an address and used to designate the operand in memory. | m16 |
| 10 | Register indirect (0000 to FFFFH) | The contents of the general-purpose register specified by the data in the instruction code are regarded as an address ${ }^{* 1}$ and used to designate the operand in memory. | $\begin{aligned} & \hline(\mathrm{Rd}) \\ & (\mathrm{Rs}) \end{aligned}$ |
| 11 | Post-increment register indirect (0000 to FFFFH) | The contents of the general-purpose register specified by the data in the instruction code are regarded as an address ${ }^{* 1}$ and used to designate the operand in memory. <br> Subsequently, the contents of this general-purpose register are incremented by 1 (byte access) or 2 (word access). | $\begin{aligned} & \hline(\mathrm{Rd}++) \\ & (\mathrm{Rs}++) \end{aligned}$ |
| 12 | Predecrement register indirect (0000 to FFFFH) | The contents of the general-purpose register specified by the data in the instruction code are decremented by 1 (byte access) or 2 (word access). This value is regarded as an address ${ }^{* 1}$ and used to designate the operand in memory. | $\begin{aligned} & \hline(--\mathrm{Rd}) \\ & (--\mathrm{Rs}) \end{aligned}$ |
| 13 | Register indirect with offset (0000 to FFFFH) | The result ${ }^{* 2}$ of adding the 12-bit singed offset data in the instruction code to the contents of the general-purpose register specified by the data in the instruction code is regarded as an address ${ }^{* 1}$ and used to designate the operand in memory. | $\begin{aligned} & (\mathrm{Rd}, \pm \mathrm{n}) \\ & (\mathrm{Rs}, \pm \mathrm{n}) \end{aligned}$ |
| 14 | Post-increment register indirect with offset (0000 to FFFFH) | The result ${ }^{* 2}$ of adding the 12-bit singed offset data in the instruction code to the contents of the general-purpose register specified by the data in the instruction code is regarded as an address ${ }^{* 1}$ and used to designate the operand in memory. <br> Subsequently, the contents of this general-purpose register are incremented by 1 (byte access) or 2 (word access). | $\begin{aligned} & (\mathrm{Rd}++, \pm \mathrm{n}) \\ & \left(\mathrm{Rs}^{++}, \pm \mathrm{n}\right) \end{aligned}$ |
| 15 | Predecrement register indirect with offset (0000 to FFFFH) | The contents of the general-purpose register specified by the data in the instruction code are decremented by 1 (byte access) or 2 (word access). The result ${ }^{* 2}$ of adding this value to the 12-bit signed offset data in the instruction code is regarded as an address ${ }^{* 1}$ and used to designate the operand in memory. | $\begin{aligned} & (--\mathrm{Rd}, \pm \mathrm{n}) \\ & (-\mathrm{Rs}, \pm \mathrm{n}) \end{aligned}$ |

*1: When a word is accessed, the higher-order byte of the operand is designated if LSB of the address data is 1 and the lower-order byte if the LSB is 0 .
*2: Any carry or borrow occurring as the result of the 16-bit arithmetic operation is ignored.

### 5.2.7 Addressing (memory: 0 to FFFF_FFFFH)

|  | Addressing Mode | Description | Symbol |
| :---: | :---: | :---: | :---: |
| 16 | Extended address register indirect (0000_0000 to FFFF_FFFFH) | The 32-bit address ${ }^{* 1}$ that contains the contents of the general-purpose register specified by the data in the instruction code in its lower-order 16 bit positions and the contents of the register R8 in its higher-order 16 bit positions is used to designate the operand in memory. | $\begin{aligned} & \hline \text { (Rd) } \\ & \text { (Rs) } \end{aligned}$ |
| 17 | Extended address post-increment register indirect (0000_0000 to FFFF_FFFFH) | The 32-bit address ${ }^{* 1}$ that contains the contents of the general-purpose register specified by the data in the instruction code in its lower-order 16 bit positions and the contents of the register R8 in its higher-order 16 bit positions is used to designate the operand in memory. Subsequently, the contents of this general-purpose register are incremented by 1 (byte access) or 2 (word access). | $\begin{aligned} & (\mathrm{Rd}++) \\ & (\mathrm{Rs}++) \end{aligned}$ |
| 18 | Extended address pre-decrement register indirect (0000_0000 to FFFF_FFFFH) | The contents of the general-purpose register specified by the data in the instruction code are decremented by 1 (byte access) or 2 (word access). The 32 -bit address ${ }^{* 1}$ that contains this value in its lower-order 16 bit positions and the contents of register R8 in its higher-order 16 bit positions is used to designate the operand in memory. | $\begin{aligned} & (--\mathrm{Rd}) \\ & (--\mathrm{Rs}) \end{aligned}$ |
| 19 | Extended address register indirect with offset ${ }^{* 2}$ (0000_0000 to FFFF_FFFFH) | The operand in memory is designated by the 32 -bit address ${ }^{* 1}$ of which the lower-order 16 bits are the contents of the result ${ }^{* 2}$ of adding the 12 -bit signed offset data in the instruction code to the contents of the general-purpose register specified by the data in the instruction code and the higher-order 16 bits are the contents of the base register specified in the instruction code. | $\begin{aligned} & (\mathrm{Rb}, \mathrm{Rd}, \pm \mathrm{n}) \\ & (\mathrm{Rb}, \mathrm{Rs}, \pm \mathrm{n}) \end{aligned}$ |
| 20 | Extended address post-increment register indirect with offset ${ }^{* 2}$ (0000_0000 to FFFF_FFFFH) | The operand in memory is designated by the 32 -bit address ${ }^{* 1}$ of which the lower-order 16 bits are the contents of the result ${ }^{* 2}$ of adding the 12 -bit signed offset data in the instruction code to the contents of the general-purpose register specified by the data in the instruction code and the higher-order 16 bits are the contents of the base register specified in the instruction code. Subsequently, the contents of this general-purpose register are incremented by 1 (byte access) or 2 (word access). | $\begin{aligned} & (\mathrm{Rb}, \mathrm{Rd}++, \pm \mathrm{n}) \\ & (\mathrm{Rb}, \mathrm{Rs}++, \pm \mathrm{n}) \end{aligned}$ |
| 21 | Extended address pre-decrement register indirect with offset ${ }^{*} 2$ (0000_0000 to FFFF_FFFFH) | The contents of the general-purpose register specified by the data in the instruction code are decremented by 1 (byte access) or 2 (word access). The 32-bit address ${ }^{* 1}$ of which the lower-order 16 bits are the results ${ }^{* 2}$ of adding to this value the 12-bit signed offset data in the instruction code and the higher-order 16 bits are the contents of the base register specified in the instruction coded is used to designate the operand in memory. | $\begin{aligned} & (\mathrm{Rb},--\mathrm{Rd}, \pm \mathrm{n}) \\ & (\mathrm{Rb},--\mathrm{Rs}, \pm \mathrm{n}) \end{aligned}$ |

*1: When a word is accessed, the higher-order byte of the operand is designated if LSB of the address data is 1 and the lower-order byte if the LSB is 0 .
*2: Any carry or borrow occurring as the result of the 16-bit arithmetic operation is ignored.

### 5.2.8 Addressing (program counter (PC))

|  | Addressing Mode | Description | Symbol |
| :---: | :--- | :--- | :--- |
| 22 | Direct absolute PC <br> $\left(00 \_0000\right.$ to <br> FF_FFFFH $)$ | The 24-bit data in the instruction code is used to designate the <br> PC value directly. | a24 |
| 23 | Register indirect <br> absolute PC <br> $\left(0000 \_0000 H\right.$ to <br> FFFF_FFFFH | The PC value is designated directly by the concatenation of the <br> contents of the two general-purpose registers (32-bit data) <br> specified by the data in the instruction code. | (Rb, Rs) |
| 24 | Direct relative PC <br> $\left(0000 \_0000 H\right.$ to <br> FFFF_FFFFH $)$ | The PC value is designated by the current value of the PC plus <br> the 8- or 12-bit signed data in the instruction code. | r8 <br> r12 |
| 25 | Register indirect <br> relative PC <br> (0000_0000H to <br> FFFF_FFFFH) | The PC value is designated by the current value of the PC plus <br> the contents of the general-purpose register specified by the <br> data in the instruction code that is regarded as 16-bit signed <br> data. | Rs |

### 5.3 Coding Conventions

This chapter provides a description of a set of Xstormy16 instructions. The symbols used in the individual instruction descriptions are explained below.
[] : Indicates that the item(s) are optional.
Underscore : Underscores identifies argument descriptions. These include immediate data, memory addresses, and labels.
\# $\underline{i m m D} \quad:$ The "\#" in the first place denotes the keyword which indicates that the following argument is immediate data. "immD" following the "\#" represents the immediate data. "D" indicates the allowable bit length of the immediate data.
The valid value range of " $D$ " varies with each instruction.
Rd : The first "R" denotes the keyword which indicates that the argument is a general-purpose register.
" $d$ " following " $R$ " represents the number of the general-purpose register. The valid value range of " d " varies with each instruction.
(Example: R0, r0, R7, r7, R8, r8, R13, r13)
Rs : The basic coding conventions are identical to those for the above Rd. In this manual, the source of transfer operation is identified by Rs and the destination by Rd.
$\mathrm{Rx} \quad$ : Denotes a general-purpose register that is designated indirectly by the value of bits 12 to 15 (N0 to N3) of the PSW. When coding, write Rx directly.
m 16 : Denotes the target address. The value range of m 16 is from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$ when RAM is to be manipulated. When SFRs are to be manipulated, the value range is form 7 F 00 H to 7FFFH.
() : Denote the contents on which the operation is to be performed.
(m16), for example, represents the contents of the designated RAM or SFR. (PC) represents the value of the program counter.
Hibyte : Denote the higher-order 8 bits of 16-bit data or general-purpose register.
Lobyte : Denote the lower-order 8 bits of 16-bit data or general-purpose register.
$+\quad$ : Denotes post incrementing (incremented by 1 after the operation is performed).
_ : Denotes predecrementing (decremented by 1 before the operation is performed).
PC : Denotes the program counter.
SP : Denotes the stack pointer.
PSW : Denotes the program status word.
CY : Denotes the flag containing the carry/borrow from bit 15.
HC : Denotes the flag containing the carry/borrow from bit 3 .
OV : Denotes the overflow flag.
Z8 : Denotes the zero flag for the lower-order 8 bits.
Z16 : Denotes the zero flag for the data.
$\mathrm{P} \quad:$ Denotes the parity flag.
$\mathrm{S} \quad$ : Denotes the sign flag.
\& : Denotes the logical AND operator.
I : Denotes the logical OR operator.
: Denotes the exclusive OR operator.

### 5.4 Instruction Descriptions

## ADC Rd, \#imm4

| Instruction code | [01010011][i3i2iliod3d2d1d0] | 5300H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), imm4 $=4 \mathrm{bit}$ (immediate data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+$ \#imm $4+\mathrm{CY}, \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the contents of the general-purpose register designated by Rd, immediate data desaignated by imm4, and the value of the carry flag (CY) and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by imm4 from 0 to Fh.

## [Example]

MOV.W
R0, \#0x7FFF
MOV.W
R1, \#0x8766
MOV.W
R2, \#0xFFFF
MOV.W
R3, \#0x3456
ADC
R0, \#0x06
ADC
R1, \#0x0A
ADC
R2, \#0x01
ADC
R3, \#0x0F

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | CY | HC | OV | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 7 FFFh | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 7 FFFh | 8766 h | - | - | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 7 FFFh | 8766 h | FFFFh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 7 FFFh | 8766 h | FFFFh | 3456 h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 8005 h | 8766 h | FFFFh | 3456 h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8005 h | 8770 h | FFFFh | 3456 h | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 8005 h | 8770 h | 0000 h | 3456 h | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 8005 h | 8770 h | 0000 h | 3466 h | 3 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

## Instructions

## ADC Rd, \#imm16

| Instruction code | $00110001][0101 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0][\mathrm{i} 15$ to i8][i7 to i0] |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 16=16 \mathrm{bit}(\mathrm{immediate}$ data $)$ |
| Word count | 2 |
| Cycle count | 2 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+\#$ imm16 $+\mathrm{CY}, \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction adds the contents of the general-purpose register designated by Rd, immediate data desaignated by imm16, and the value of the carry flag (CY) and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by imm16 from 0 to FFFFh.

## [Example]

MOV.W
R0, \#0x7FFF
MOV.W
R1, \#0x8766
MOV.W
R2, \#0xFFFF
MOV.W
R3, \#0x3456
ADC
R0, \#0x00F6
ADC
R1, \#0xA987
ADC R2, \#0x0001
ADC
R3, \#0x0055

| R0 | R1 | R2 | R3 | N3 to <br> N0 | $\mathbf{Z 8}$ | $\mathbf{Z 1 6}$ | $\mathbf{C Y}$ | $\mathbf{H C}$ | $\mathbf{O V}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 7FFFh | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 7FFFh | 8766 h | - | - | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 7FFFh | 8766 h | FFFFh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 7FFFh | 8766 h | FFFFh | 3456 h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 80F5h | 8766 h | FFFFh | 3456h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 80F5h | 30EDh | FFFFh | 3456h | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 80F5h | 30EDh | 0001h | 3456 h | 2 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 80F5h | 30EDh | 0001h | 34Ach | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

## ADC Rg, Rs

| Instruction code | $[01001011][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+(\mathrm{Rs})+\mathrm{CY}, \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z}, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction adds the contents of general-purpose register designated by Rd, the contents of the general-purpose register designated by Rs, and the value of the carry flag (CY) and places the result in Rd. The legitimate value range designated by Rd is from R0 to R15 and that by Rs from R0 to R15.

## [Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  |  |  | - | - |
| MOV.W | R0, \#0x789A | 789Ah | - | - | - | 0 | 0 | 0 | - | - | - | 0 | 0 |
| MOV.W | R1, \#0x8766 | 789Ah | 8766h | - | - | 1 | 0 | 0 | - | - | - | 0 | 1 |
| MOV.W | R2, \#0xFEDC | 789Ah | 8766h | FEDCh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| MOV.W | R3, \#0x3456 | 789Ah | 8766h | FEDCh | 3456h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| ADC | R0, R1 | 0000h | 8766h | FEDCh | 3456h | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| ADC | R1, R2 | 0000h | 8643h | FEDCh | 3456h | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| ADC | R2, R3 | 0000h | 8643h | 3333h | 3456h | 2 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| ADC | R3, R0 | 0000h | 8643h | 3333h | 3457h | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADC | R3, R2 | 0000h | 8643h | 3333h | 678Ah | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADC | R3, R2 | 0000h | 8643h | 3333h | 9ABDh | 3 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

## Instructions

## ADC Rx, \#imm8

| Instruction code | $\left[\begin{array}{lllll\|}0 & 1 & 1 & 1 & 011\end{array}\right][i 7 i 6 i 5 i 4 i 3 i 2 i 1 i 0]$ |
| :--- | :--- |
| Argument | $\mathrm{imm} 8=8 \mathrm{bit}($ immediate data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rx}) \leftarrow(\mathrm{Rx})+\# \mathrm{Himm} 8+\mathrm{CY}, \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction adds the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW, immediate data designated by imm8, and the value of the carry flag (CY) and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FF .

## [Example]

MOV.W
R3, \#0x3456
MOV.W
R2, \#0x0000
MOV.W
R1, \#0x8766
MOV.W
R0, \#0x7FFF
ADC
Rx, \#0xF6
INC
R1
ADC
Rx, \#0x99
NOT
R2
ADC
Rx, \#0x01
SWPB
R3
ADC
Rx, \#0x55

| R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| - | - | - | 3456h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| - | - | 0000h | 3456h | 2 | 1 | 1 | - | - | - | 0 | 0 |
| - | 8766h | 0000h | 3456h | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 7FFFh | 8766h | 0000h | 3456h | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 80F5h | 8766h | 0000h | 3456h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 80F5h | 8767h | 0000h | 3456h | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 80F5h | 8800h | 0000h | 3456h | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 80F5h | 8800h | FFFFh | 3456h | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 80F5h | 8800h | 0000h | 3456h | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 80F5h | 8800h | 0000h | 5634h | 3 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 80F5h | 8800h | 0000h | 568Ah | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

## ADD Rd, \#imm4

| Instruction code | [0101000 1][i3i2iliod3d2d1d0] | 5100H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ ), imm4 $=4 \mathrm{bit}$ (immediate data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+$ \#imm4, $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the contents of the general-purpose register designated by Rd and immediate data designated by imm4 and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by imm4 from 0 to Fh.

## [Example]

$\begin{array}{ll}\text { MOV.W } & \text { R0, \#0x7FFF } \\ \text { MOV.W } & \text { R1, } \# 0 \times 8766\end{array}$
MOV.W R1, \#0x8766
MOV.W R2, \#0xFFFF
MOV.W R3, \#0x3456
ADD R0, \#0x06
ADD R1, \#0x0A
ADD R2, \#0x01
ADD R3, \#0x0F

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{C Y}$ | $\mathbf{H C}$ | $\mathbf{O V}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 7 FFFh | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 7 FFFh | 8766 h | - | - | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 7 FFFh | 8766 h | FFFFh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 7 FFFh | 8766 h | FFFFh | 3456 h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 8005h | 8766 h | FFFFH | 3456 h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8005 h | 8770 h | FFFFh | 3456 h | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 8005 h | 8770 h | 0000 h | 3456 h | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 8005 h | 8770 h | 0000 h | 3465 h | 3 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

## Instructions

## ADD Rd, \#imm16

| Instruction code | [001100001][0100 d3d2d1d0][i15 to i8)[i7 to i0] | 3140H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$, imm16 = 16bit(immediate data) |  |
| Word count | 2 |  |
| Cycle count | 2 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+$ \#imm16, $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the contents of the general-purpose register designated by Rd and immediate data designated by imm16 and places the result in Rd. The legitimate value range designated by Rd is from R 0 to R15 and that by imm16 from 0 to FFFFh.

## [Example]

MOV.W R0, \#0x7FFF
MOV.W R1,\#0x8766
MOV.W R2, \#0xFFFF
MOV.W R3, \#0x3456
ADD R0, \#0x00F6
ADD R1, \#0xA987
ADD R2, \#0x0001
ADD R3, \#0x0055

| R0 | R1 | R2 | R3 | N3 to <br> N0 | z8 | z16 | CY | HC | OV | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 7FFFh | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 7FFFh | 8766h | - | - | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 7FFFh | 8766h | FFFFh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 7FFFh | 8766h | FFFFh | 3456h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 80F5h | 8766h | FFFFh | 3456h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 80F5h | 30EDh | FFFFh | 3456h | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 80F5h | 30EDh | 0000h | 3456h | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 80F5h | 30EDh | 0000h | 34ABh | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## ADD Rd, Rs

| Instruction code | $\left[\begin{array}{llll\|}0 & 1 & 0 & 0\end{array} 1001\right][s 3 s 2 s 1 s 0 d 3 d 2 d 1 d 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+(\mathrm{Rs}), \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction adds the contents of the general-purpose register designated by Rd and the general-purpose register designated by Rs and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs from R0 to R15.

## [Example]

MOV.W R0, \#0x789A
MOV.W R1, \#0x8766
MOV.W R2, \#0xFEDC
MOV.W R3, \#0x3456
ADD R0, R1
ADD R1, R2
ADD R2, R3
ADD R3, R0
ADD R3, R2
ADD R3, R2

| R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 789Ah | - | - | - | 0 | 0 | 0 | - | - | - | 0 | 0 |
| 789Ah | 8766h | - | - | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 789Ah | 8766h | FEDCh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 789Ah | 8766h | FEDCh | 3456h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 0000h | 8766h | FEDCh | 3456h | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 0000h | 8642h | FEDCh | 3456h | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0000h | 8642h | 3332h | 3456h | 2 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0000h | 8642h | 3332h | 3456h | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0000h | 8642h | 3332h | 6788h | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0000h | 8642h | 3332h | 9ABAh | 3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

## Instructions

## ADD Rx, \#imm8

| Instruction code | $\left[\begin{array}{llllll}0 & 1 & 0 & 1 & 1 & 0\end{array} 01\right]\left[\begin{array}{l}\text { i7i6i5i4i3i2i1i0 }\end{array}\right.$ |
| :--- | :--- | :--- | :--- |
| Argument | imm $8=8 \mathrm{bit}($ immediate data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rx}) \leftarrow(\mathrm{Rx})+\# \mathrm{Himm} 8, \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction adds the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N3) of the PSW and immediate data designated by imm8 and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FFh.
[Example]

MOV.W R3, \#0x3456
MOV.W
R2, \#0x0000
MOV.W
R1, \#0x8766
MOV.W
R0, \#0x7FFF
ADD
Rx, \#0xF6
INC
R1
ADD Rx, \#0x99
NOT R2
ADD Rx, \#0x01
SWPB R3
ADD Rx, \#0x55

| R0 | R1 | R2 | R3 | N3 to <br> N0 | $\mathbf{Z 8}$ | $\mathbf{Z 1 6}$ | $\mathbf{C Y}$ | $\mathbf{H C}$ | $\mathbf{O V}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| - | - | - | $3456 h$ | 3 | 0 | 0 | - | - | - | 1 | 0 |
| - | - | $0000 h$ | $3456 h$ | 2 | 1 | 1 | - | - | - | 0 | 0 |
| - | $8766 h$ | $0000 h$ | $3456 h$ | 1 | 0 | 0 | - | - | - | 0 | 1 |
| 7FFFh | $8766 h$ | $0000 h$ | $3456 h$ | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 80F5h | $8766 h$ | $0000 h$ | $3456 h$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 80F5h | $8767 h$ | $0000 h$ | $3456 h$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 80F5h | $8800 h$ | $0000 h$ | $3456 h$ | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 80F5h | $8800 h$ | FFFFh | $3456 h$ | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 80F5h | $8800 h$ | $0000 h$ | $3456 h$ | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 80F5h | $8800 h$ | $0000 h$ | $5634 h$ | 3 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 80F5h | $8800 h$ | $0000 h$ | $5689 h$ | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

## AND Rd, \#imm16

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 1 & 1 & 0 & 0\end{array} 01\right]\left[\begin{array}{lll}0 & 0 & 0\end{array} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0\right][\mathrm{i} 15$ to i8][i7 to i0] | 3100 H |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 16=16 \mathrm{bit}(\mathrm{immediate}$ data $)$ |  |
| Word count | 2 |  |
| Cycle count | 2 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \& \# \operatorname{imm} 16, \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |  |

## [Description]

This instruction takes the AND of the contents of general-purpose register designated by Rd and immediate data designated by imm16 and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by imm16 from 0 to FFFFh.
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|l\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0, \#0x5678 | 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 | - | 1 | 0 |
| MOV.W | R1, \#0x0000 | 5678h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 | - | 0 | 1 |
| MOV.W | R2, \#0xFEDC | 5678h | 0000h | FEDCh | - | 2 | 0 | 0 | 0 | 1 | - | 0 | 1 |
| MOV.W | R3, \#0x3456 | 5678h | 0000h | FEDCh | 3456h | 3 | 0 | 0 | 1 | 0 | - | 1 | 0 |
| AND | R0, \#0xFFFF | 5678h | 0000h | FEDCh | 3456h | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| AND | R1, \#0x89AB | 5678h | 0000h | FEDCh | 3456h | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| AND | R2, \#0x9ABC | 5678h | 0000h | 9A9Ch | 3456h | 2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| AND | R3, \#0x1234 | 5678h | 0000h | 9A9Ch | 1014h | 3 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |

## Instructions

## AND Rd, Rs

| Instruction code | $\left[\begin{array}{lllll}0 & 1 & 0 & 0 & 0\end{array} 0000\right][s 3 s 2$ s1s0d3d2d1d0 $]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \&(\mathrm{Rs}), \quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction takes the AND of the contents of the general-purpose register designated by Rd and the general-purpose register designated by Rs and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs from R0 to R15.

## [Example]

MOV.W
R0, \#0x5678
MOV.W
R1, \#0x0000
MOV.W
R2, \#0x1200
MOV.W
R3, \#0xFFFF
AND
R0, R3
AND R1, R3
AND R2, R3
AND R2, R0
MOV.W R0, \#0x8118
MOV.W R1, \#0x5678
MOV.W R3, \#0x3456
AND R0, R3
AND R1, R3
AND R2, R3
AND R2, R0

| R0 | R1 | R2 | R3 | $\begin{array}{\|c} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000h | 1200h | - | 2 | 1 | 0 | 0 | 0 |
| 5678h | 0000h | 1200h | FFFFh | 3 | 0 | 0 | 0 | 1 |
| 5678h | 0000h | 1200h | FFFFh | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000h | 1200h | FFFFh | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000h | 1200h | FFFFh | 2 | 1 | 0 | 0 | 0 |
| 5678h | 0000h | 1200h | FFFFh | 2 | 1 | 0 | 0 | 0 |
| 8118h | 0000h | 1200h | FFFFh | 0 | 0 | 0 | 0 | 1 |
| 8118h | 5678h | 1200h | FFFFh | 1 | 0 | 0 | 0 | 0 |
| 8118h | 5678h | 3456h | FFFFh | 2 | 0 | 0 | 1 | 0 |
| 8118h | 5678h | 3456h | FFFFh | 0 | 0 | 0 | 0 | 1 |
| 8118h | 5678h | 3456h | FFFFh | 1 | 0 | 0 | 0 | 0 |
| 8118h | 5678h | 3456h | FFFFh | 2 | 0 | 0 | 1 | 0 |
| 8118h | 5678h | 0010h | FFFFh | 2 | 0 | 0 | 1 | 0 |

## AND Rx, \#imm8

| Instruction code | [010000001][7i6i5i4i3i2ilio] | 4100H |
| :---: | :---: | :---: |
| Argument | imm8 $=8$ bit(immediate data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rx}) \leftarrow(\mathrm{Rx}) \& 16 \mathrm{bit}$ data(Hibyte$=00 \mathrm{H}$, Lobyte $=\#$ imm 8 ), | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | Z8, Z16, P, S |  |

## [Description]

This instruction takes the AND of the contents of the general-purpose register ( Rx ) designated indirectly by bits 12 to 15 (N0 to N3) of the PSW and 16-bit data (of which the higher-order 8 bits are 00 H and the lower-order 8 bits are \#imm8) and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FFh .

## [Example]

MOV.W R3, \#0x0000
MOV.W R2, \#0x0012
MOV.W R1, \#0x0000
MOV.W R0, \#0x5678
AND Rx, \#0x08
INC R1
AND Rx, \#0x01
SWPB R2
AND Rx, \#0x41
DEC R3
AND Rx, \#0xFF

| R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| - | - | 0012h | 0000h | 2 | 0 | 0 | 0 | 0 |
| - | 0000h | 0012h | 0000h | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000h | 0012h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 0008h | 0000h | 0012h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 0008h | 0001h | 0012h | 0000h | 1 | 0 | 0 | 1 | 0 |
| 0008h | 0001h | 0012h | 0000h | 1 | 0 | 0 | 1 | 0 |
| 0008h | 0001h | 1200h | 0000h | 2 | 1 | 0 | 0 | 0 |
| 0008h | 0001h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 0008h | 0001h | 0000h | FFFFh | 3 | 0 | 0 | 0 | 1 |
| 0008h | 0001h | 0000h | 00FFh | 3 | 0 | 0 | 0 | 0 |

## Instructions

## ASR Rg, \#imm4

| Instruction code | [0001110111][i3i2ili0d3d2d1d0] | 3700H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{imm} 4=4 \mathrm{bit}(\mathrm{immediate}$ data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | (Rd) $\leftarrow(\mathrm{Rd})$ arithmetic shift right \#imm4 bit <br> $(\mathrm{CY}) \leftarrow$ last shift bit, $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, CY, P, S, N0 to N3 |  |

## [Description]

This instruction performs an arithmetic shift right of the contents of the general-purpose register designated by Rd by value (arithmetic shift amount) indicated by immediate data designated by imm4 and places the carryover bit out of the LSB in the carry flag (CY).
The legitimate value range designated by Rd is from R0 to R15 and that by imm4 from 0 to Fh.
[Example]

|  | R0 | R1 | R2 | R3 | $\begin{aligned} & \text { N3 to } \\ & \text { N0 } \end{aligned}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | - | - |  | - | - |
| MOV.W R0, \#0xCDEF | CDEFh | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| MOV.W R1, \#0x5432 | CDEFh | 5432h | - | - | 1 | 0 | 0 | - | 0 | 0 |
| MOV.W R2, \#0x0000 | CDEFh | 5432h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W R3, \#0x7654 | CDEFh | 5432h | 0000h | 7654h | 3 | 0 | 0 | - | 0 | 0 |
| CLR1 R14, \#2 | CDEFh | 5432h | 0000h | 7654h | E | 1 | 0 | 0 | 0 | 0 |
| ASR R0, \#0x02 | F37Bh | 5432h | 0000h | 7654h | 0 | 0 | 0 | 1 | 0 | 1 |
| ASR R1, \#0x00 | F37Bh | 5432h | 0000h | 7654h | 1 | 0 | 0 | 1 | 0 | 0 |
| ASR R2, \#0x04 | F37Bh | 5432h | 0000h | 7654h | 2 | 1 | 1 | 0 | 0 | 0 |
| ASR R3, \#0x0B | F37Bh | 5432h | 0000h | 000Eh | 3 | 0 | 0 | 1 | 1 | 0 |

## <Note>

During the execution of an arithmetic shift instruction, the MSB of Rd is regarded as the sign bit and its value remains unchanged during the shift operations. The value of the MSB is copied to the right bit position on each shift operation.

## ASR Rd, Rs

| Instruction code | [0011101110][s3s2s1s0d3d2d1d0] | 3600H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})$ arithmetic shift right (Lower 4bit value of Rs) bit $(\mathrm{CY}) \leftarrow$ last shift bit, $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, CY, P, S, N0 to N3 |  |

## [Description]

This instruction performs an arithmetic shift right of the contents of the general-purpose register designated by Rd by the value (arithmetic shift amount) indicated by the lower-order 4 bits of the general-purpose register designated by Rs and places the carryover bit out of the LSB in the carry flag (CY).
The legitimate value range indicated by Rd is from R0 to R15 and that by RsR0 to R15.
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0, \#0xCDEF | CDEFh | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| MOV.W | R1, \#0x5432 | CDEFh | 5432h | - | - | 1 | 0 | 0 | - | 0 | 0 |
| MOV.W | R2, \#0x0000 | CDEFh | 5432h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W | R3, \#0x7654 | CDEFh | 5432h | 0000h | 7654h | 3 | 0 | 0 | - | 0 | 0 |
| CLR1 | R14, \#2 | CDEFh | 5432h | 0000h | 7654h | E | 1 | 0 | 0 | 0 | 0 |
| ASR | R0, R1 | F37Bh | 5432h | 0000h | 7654h | 0 | 0 | 0 | 1 | 0 | 1 |
| ASR | R1, R2 | F37Bh | 5432h | 0000h | 7654h | 1 | 0 | 0 | 1 | 0 | 0 |
| ASR | R2, R3 | F37Bh | 5432h | 0000h | 7654h | 2 | 1 | 1 | 0 | 0 | 0 |
| ASR | R3, R0 | F37Bh | 5432h | 0000h | 000Eh | 3 | 0 | 0 | 1 | 1 | 0 |

## <Note>

During the execution of an arithmetic shift instruction, the MSB of Rd is regarded as the sign bit and its value remains unchanged during the shift operations. The value of the MSB is copied to the right bit position on each shift operation.

## Instructions

## BC r8

| Instruction code | [ 11100100111$][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ | D300H |
| :---: | :---: | :---: |
| Argument | r8 = 8bit(relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \text { If } \mathrm{CY}=1 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8) \\ & \text { If } \mathrm{CY}=0 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \hline \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction adds the value of relative address designated by r8 +2 to the program counter (PC) and places the result in the PC if the carry flag (CY) is 1 . If CY is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]



| PC | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: |
| - | - | - | - |
| 9002 h | 0002 h | - | 2020 h |
| 9006 h | 0002 h | FFFFh | 3040 h |
| 9008 h | 0001 h | FFFFh | 2020 h |
|  |  |  |  |
| 900 Ah | 0001 h | FFFFh | 2020 h |
| 900 Ch | 0000 h | FFFFh | 2007 h |
| 9014 h | 0000 h | FFFFh | 2007 h |
| - | - | - | - |
|  |  |  |  |
| - | - | - | - |
| - | - | - | - |
|  |  |  |  |
| 9016 h | 0000 h | 0000 h | 3007 h |
| 9018 h | 0000 h | 0000 h | 3007 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BC R $\underline{\text { d }}$ \# $\underline{\mathrm{imm}} \mathbf{8}, \underline{\mathrm{r} 12}$

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{ili} 10][0011 \mathrm{r} 11 \mathrm{to} \mathrm{r8][r7} \mathrm{to} \mathrm{r0]} 20003000 \mathrm{H}$ |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit( } \mathrm{R} \text { select), imm } 8=8 \text { bit(immediate data) } \\ & \mathrm{r} 12=12 \text { bit(relative address, signed) } \end{aligned}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is (Rd) $<\#$ imm 8 , then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is $(\mathrm{Rd}) \geqq \#$ imm8, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd is negative. If the result of the subtraction is nonnegative, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R7, that by imm8 is from 0 to FFh , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

|  | MOV.W | R0, \#0x0056 | 9002h | 0056h | - | - | - | 0000h |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MOV.W | R1, \#0x0012 | 9004h | 0056h | 0012h | - | - | 1000h |
|  | MOV.W | R2, \#0x0056 | 9006h | 0056h | 0012h | 0056h | - | 2000h |
|  | MOV.W | R3, \#0xFFFF | 900Ah | 0056h | 0012h | 0056h | FFFFh | 3040h |
| loop: |  |  |  |  |  |  |  |  |
|  | BC | R0,\#0x56, LA ; NOT JUMP LA | 900Eh | 0056h | 0012h | 0056h | FFFFh | 0003h |
|  | BC | R1,\#0x56, LB ; JUMP LB | 9018h | 0056h | 0012h | 0056h | FFFFh | 106Ch |
|  | BR | loop | - | - | - | - | - | - |
| LA: |  |  |  |  |  |  |  |  |
|  | DEC | R3 | - | - | - | - | - | - |
|  | BR | loop | - | - | - | - | - | - |
| LB: |  |  |  |  |  |  |  |  |
|  | INC | R3 | 901Ah | 0056h | 0012h | 0056h | 0000h | 300Fh |
|  | NOP |  | 901 Ch | 0056h | 0012h | 0056h | 0000h | 300Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BC Ŕ, Ŕ, r12

| Instruction code | [000001101][s3s2s1s0d3d2d1d0][0011 r11 to r8][r7 to r0] 0D003000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is (Rd) $<(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of unsigned comparison is $(\mathrm{Rd}) \geqq(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd is negative. If the result of the subtraction is nonnegative, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R 15 , that by Rs is from R0 to R15, and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x5678
MOV.W R1, \#0x1234
MOV.W R2, \#0x5678
MOV.W R3, \#0xFFFF
loop:
BC R0, R2, LA ;; NOT JUMP LA
BC R1, R2, LB ;;JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 5678 h | - | - | - | 0000 h |
| 9008 h | 5678 h | 1234 h | - | - | 1020 h |
| 900 Ch | 5678 h | 1234 h | 5678 h | - | 2000 h |
| 9010 h | 5678 h | 1234 h | 5678 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 5678 h | 1234 h | 5678 h | FFFFh | 0003 h |
| 901 Eh | 5678 h | 1234 h | 5678 h | FFFFh | 106 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5678 h | 1234 h | 5678 h | 0000 h | 300 Fh |
| 9022 h | 5678 h | 1234 h | 5678 h | 0000 h | 300 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BC Rx, \#imm16, r8

| Instruction code |  |
| :---: | :---: |
| Argument | imm16 = 16bit(immediate data), r8 = 8bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of unsigned comparison is (Rx) < \#imm16, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of unsigned comparison is (Rx) $\geqq \#$ imm 16, then (PC) $\leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW is negative. If the result of the subtraction is nonnegative, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0x5678
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x5678
BC Rx, \#0x5678, LA ;; NOT JUMP LA
MOV.W R1, \#0x1234
BC Rx, \#0x5678, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 5678 h | - | 2000 h |
| 9008 h | - | - | 5678 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 5678 h | - | 5678 h | FFFFh | 0000 h |
| 9010 h | 5678 h | - | 5678 h | FFFFh | 0003 h |
| 9014 h | 5678 h | 1234 h | 5678 h | FFFFh | 1020 h |
| 901 Eh | 5678 h | 1234 h | 5678 h | FFFFh | 106 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5678 h | 1234 h | 5678 h | 0000 h | 300 Fh |
| 9022 h | 5678 h | 1234 h | 5678 h | 0000 h | 300 Fh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BGE r8

| Instruction code | [11100llllllllr7r6r5r4r3r2r1r0] | D000H |
| :---: | :---: | :---: |
| Argument | r8 = 8bit(relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | If $\mathrm{S}^{\wedge} \mathrm{OV}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ If $\mathrm{S}^{\wedge} \mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags |  |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the result of the exclusive logical OR of the sign flag (S) and overflow flag (OV) is 0 . If the result of the logical operation is 1,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]



## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BGE Rd, \#imm8, r12

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{ili} 0][0000 \mathrm{r} 11$ to r8][r7 to r0] 20000000 H |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \mathrm{bit}(\mathrm{R} \text { select }), \operatorname{imm} 8=8 \mathrm{bit}(\mathrm{immediate} \text { data }) \\ & \mathrm{r} 12=12 \mathrm{bit}(\text { relative address, signed }) \\ & \hline \end{aligned}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is $(\mathrm{Rd}) \geqq \#$ imm8, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of signed comparison is $(\mathrm{Rd})<\# \mathrm{imm} 8$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents (signed 16-bit data) of the general-purpose register designated by Rd is nonnegative. If the result of the subtraction is negative, 4 is added to the PC .
The legitimate value range designated by Rd is from R0 to R7, that by imm8 is from 0 to FFh , and that by the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0xCDEF
MOV.W R1, \#0x789A
MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
BGE R0, \#0x12, LA ; NOT JUMP LA
BGE R1, \#0x12, LB ; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | CDEFh | - | - | - | 0040 h |
| 9008 h | CDEFh | 789 Ah | - | - | 1000 h |
| 900 Ch | CDEFh | 789 Ah | 1234 h | - | 2020 h |
| 9010 h | CDEFh | 789 Ah | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | CDEFh | 789 Ah | 1234 h | FFFFh | 0060 h |
| 901 Eh | CDEFh | 789 Ah | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | CDEFh | 789 Ah | 1234 h | 0000 h | 3003 h |
| 9022 h | CDEFh | 789 Ah | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BGE Rg, Rs, r12

| Instruction code | $\left[\begin{array}{llll\|}0 & 0 & 0 & 1\end{array} 1101\right][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0][0000 \mathrm{r} 11$ to r8][r7 to r0] 0 D 000000 H |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), Rs $=4 \mathrm{bit}(\mathrm{R}$ select), r12 = 12bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is $(\mathrm{Rd}) \geqq(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of signed comparison is $(\mathrm{Rd})<(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents (signed 16-bit data) of the general-purpose register designated by Rs from the contents (signed 16-bit data) of the general-purpose register designated by Rd is nonnegative. If the result of the subtraction is negative, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R15, that by Rs is from R0 to R15, and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0xCDEF
MOV.W R1, \#0x789A
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BGE R0, R2, LA ;; NOT JUMP LA
BGE R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | CDEFh | - | - | - | 0040 h |
| 9008 h | CDEFh | 789 Ah | - | - | 1000 h |
| 900 Ch | CDEFh | 789 Ah | 1234 h | - | 2020 h |
| 9010 h | CDEFh | 789 Ah | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | CDEFh | 789 Ah | 1234 h | FFFFh | 0040 h |
| 901 Eh | CDEFh | 789 Ah | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | CDEFh | 789 Ah | 1234 h | 0000 h | 3003 h |
| 9022 h | CDEFh | 789 Ah | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BGE Rx, \#imm16, r8

| Instruction code | $[11000000][\mathrm{r} 7$ r6r5r4r3r2r1r0][i15 to i8][i7 to i0] $\quad$ C0000000H |
| :--- | :--- |
| Argument | imm16 = 16bit $($ immediate data), r8 = 8bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of signed comparison is $(\mathrm{Rx}) \geqq \#$ imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ <br> If result of signed comparison is $(\mathrm{Rx})<\#$ imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z8}, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 (signed 16-bit data) from the contents (signed 16-bit data) of the general-purpose register Rx designated indirectly by bits 12 to $15(\mathrm{~N} 0$ to N 3$)$ of the PSW is nonnegative. If the result of the subtraction is negative, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF loop:

MOV.W R0, \#0xCDEF
BGE Rx, \#0x1234, LA ; NOT JUMP LA
MOV.W R1, \#0x789A
BGE Rx, \#0x1234, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | CDEFh | - | 1234 h | FFFFh | 0040 h |
| 9010 h | CDEFh | - | 1234 h | FFFFh | 0040 h |
| 9014 h | CDEFh | 789 Ah | 1234 h | FFFFh | 1000 h |
| 901 Eh | CDEFh | 789 Ah | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | CDEFh | 789 Ah | 1234 h | 0000 h | 3003 h |
| 9022 h | CDEFh | 789 Ah | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BGT r

| Instruction code | $[11010100][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | r8 = $8 \mathrm{bit}($ relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{S}^{\wedge} \mathrm{OV} \mid \mathrm{Z} 16=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{S}^{\wedge} \mathrm{OV} \mid \mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the result of the logical OR between the 16 -bit operation flag (Z16) and the result of an exclusive logical OR of the sign flag (S) and overflow flag (OV) is 0 . If the result of the logical operations is 1,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]



## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BGT Rd, \#imm8, r12

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{ili} 0][0100 \mathrm{r} 11$ to r8][r7 to r0] 20004000 H |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \mathrm{bit}(\mathrm{R} \text { select }), \operatorname{imm} 8=8 \mathrm{bit}(\mathrm{immediate} \text { data }) \\ & \mathrm{r} 12=12 \mathrm{bit}(\text { relative address, signed }) \\ & \hline \end{aligned}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is (Rd) $>\#$ imm8, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of signed comparison is $(\mathrm{Rd}) \leqq \# \mathrm{imm} 8$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents (signed 16-bit data) of the general-purpose register designated by Rd is positive. If the result of the subtraction is nonpositive, 4 is added to the PC .
The legitimate value range designated by Rd is from R 0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r 12 is that of signed 12-bit data ( -2048 to 2047).

## [Example]

$\left.\begin{array}{lll} & \text { MOV.W } & \text { R0, } \# 0 \times 0056 \\ & \text { MOV.W } & \text { R1, \#0x } 7654 \\ & \text { MOV.W } & \text { R2, } \# 0 \times 0056 \\ & \text { MOV.W } & \text { R3, } \# 0 \times \text { xFFF }\end{array}\right]$

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BGT Rd, Rs, r12

| Instruction code | [0000011101][s3s2s1s0d3d2d1d0][0100 r11 to r8][r7 to r0] 0D004000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is (Rd) $>(\mathrm{Rs})$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of signed comparison is $(\mathrm{Rd}) \leqq(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents (signed 16-bit data) of the general-purpose register designated by Rs from the contents (signed 16-bit data) of the general-purpose register designated by Rd is positive. If the result of the subtraction is nonpositive, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x89AB
MOV.W R1, \#0x789A
MOV.W R2, \#0x89AB
MOV.W R3, \#0xFFFF
loop:
BGT R0, R2, LA ;; NOT JUMP LA
BGT R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 89 ABh | - | - | - | 0040 h |
| 9008 h | 89 ABh | 789 Ah | - | - | 1000 h |
| 900 Ch | 89 ABh | 789 Ah | 89 ABh | - | 2040 h |
| 9010 h | 89 ABh | 789 Ah | 89 ABh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 89 ABh | 789 Ah | 89 ABh | FFFFh | 0003 h |
| 901 Eh | 89 ABh | 789 Ah | 89 ABh | FFFFh | 107 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 89 ABh | 789 Ah | 89 ABh | 0000 h | 301 Fh |
| 9022 h | 89 ABh | 789 Ah | 89 ABh | 0000 h | 301 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BGT Rx, \#imm16, r8

| Instruction code | $[11000100][\mathrm{r} 7$ r6r5r4r3r2r1r0][i15 to i8][i7 to i0] $\quad$ C4000000H |
| :--- | :--- |
| Argument | imm16 = 16bit(immediate data), r8 = 8bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of signed comparison is $(\mathrm{Rx})>$ \#imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ <br> If result of signed comparison is $(\mathrm{Rx}) \leqq \#$ imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z8,Z16,CY,HC,OV,P,S}$ |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 (signed 16-bit data) from the contents (signed 16-bit data) of the general-purpose register Rx designated indirectly by bits 12 to $15(\mathrm{~N} 0$ to N 3$)$ of the PSW is positive. If the result of the subtraction is nonpositive, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0x89AB
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x89AB
BGT Rx,\#0x89AB, LA ;; NOT JUMP LA
MOV.W R1, \#0x789A
BGT Rx,\#0x89AB, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 89 ABh | - | 2040 h |
| 9008 h | - | - | 89 ABh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 C <br> h | 89 ABh | - | 89 ABh | FFFFh | 0040 h |
| 9010 h | 89 ABh | - | 89 ABh | FFFFh | 0003 h |
| 9014 h | 89 ABh | 789 Ah | 89 ABh | FFFFh | 1000 h |
| 901 Eh | 89 ABh | 789 Ah | 89 ABh | FFFFh | 107 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 89 ABh | 789 Ah | 89 ABh | 0000 h | 301 Fh |
| 9022 h | 89 ABh | 789 Ah | 89 ABh | 0000 h | 301 Fh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BHI

r8

| Instruction code | $[11010101][\mathrm{r} 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If CY $\mid \mathrm{Z16}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If CY $\mid \mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the result of the logical OR of the carry flag (CY) and the 16 -bit operation flag (Z16) is 0 . If the result of the logical operation is 1,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

|  | MOV.W <br> MOV.W <br> RRC | R2, \#0x0001 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 9002h | 0001h | - | 2020h |
|  |  | R3,\#0xFFFF |  | 9006h | 0001h | FFFFh | 3040h |
|  |  | R2, \#1 |  | 9008h | 0000h | FFFFh | 2007h |
| loop: |  |  |  |  |  |  |  |
|  | BHI | LA | ; NOT JUMP LA | 900Ah | 0000h | FFFFh | 2007h |
|  | RRC | R2, \#1 |  | 900Ch | 8000h | FFFFh | 2061h |
|  | BHI | LB | ;; JUMP LB | 9014h | 8000h | FFFFh | 2061h |
|  | BR | loop |  | - | - | - | - |
| LA: |  |  |  |  |  |  |  |
|  | DEC | R3 |  | - | - | - | - |
|  | BR | loop |  | - | - | - | - |
| LB: |  |  |  |  |  |  |  |
|  | INC | R3 |  | 9016h | 8000h | 0000h | 3003h |
|  | NOP |  |  | 9018h | 8000h | 0000h | 3003h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BHI Rd, \#imm8, r12

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{ili} 10][0101 \mathrm{r} 11$ to r8][r7 to r0] 20005000 H |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \mathrm{bit}(\mathrm{R} \text { select }), \text { imm } 8=8 \text { bit(immediate data }) \\ & \mathrm{r} 12=12 \mathrm{bit}(\text { relative address, signed }) \end{aligned}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is (Rd) $>\#$ imm8, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is $(\mathrm{Rd}) \leqq \# \mathrm{imm} 8$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd is positive. If the result of the subtraction is nonpositive, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r 12 is that of signed 12-bit data ( -2048 to 2047).

## [Example]

|  | MOV.W | R0, \#0x0089 |
| :---: | :---: | :---: |
|  | MOV.W | R1, \#0x0098 |
|  | MOV.W | R2, \#0x0089 |
|  | MOV.W | R3, \#0xFFFF |
| loop: |  |  |
|  | BHI | R0,\#0x89, LA ; ${ }^{\text {NOT JUMP LA }}$ |
|  | BHI | R1,\#0x89, LB ; JUMP LB |
|  | BR | loop |
| LA: |  |  |
|  | DEC | R3 |
|  | BR | loop |
| LB: |  |  |
|  | INC | R3 |
|  | NOP |  |


| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002 h | 0089 h | - | - | - | 0020 h |
| 9004 h | 0089 h | 0098 h | - | - | 1020 h |
| 9006 h | 0089 h | 0098 h | 0089 h | - | 2020 h |
| 900 Ah | 0089 h | 0098 h | 0089 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Eh | 0089 h | 0098 h | 0089 h | FFFFh | 0003 h |
| 9018 h | 0089 h | 0098 h | 0089 h | FFFFh | 1008 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ah | 0089 h | 0098 h | 0089 h | 0000 h | 300 Bh |
| 901 Ch | 0089 h | 009 h | 0089 h | 0000 h | 300 Bh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BHI Rg, Ŕ, r12

| Instruction code | [0000011101][s3s2s1s0d3d2d1d0][010 1 r11 to r8][r7 to r0] 0D005000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is (Rd) $>(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is $(\mathrm{Rd}) \leqq(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd is positive. If the result of the subtraction is nonpositive, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x89AB
MOV.W R1, \#0x9876
MOV.W R2, \#0x89AB
MOV.W R3, \#0xFFFF
loop:
BHI R0, R2, LA ; NOT JUMP LA
BHI R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 89 ABh | - | - | - | 0040 h |
| 9008 h | 89 ABh | 9876 h | - | - | 1040 h |
| 900 Ch | 89 ABh | 9876 h | 89 ABh | - | 2040 h |
| 9010 h | 89 ABh | 9876 h | 89 ABh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 89 ABh | 9876 h | 89 ABh | FFFFh | 0003 h |
| 901 Eh | 89 ABh | 9876 h | 89 ABh | FFFFh | 1008 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 89 ABh | 9876 h | 89 ABh | 0000 h | 300 Bh |
| 902 h | 89 ABh | 9876 h | 89 ABh | 0000 h | 300 Bh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BHI Rx, \#imm16, r8

| Instruction code |  |
| :---: | :---: |
| Argument | imm16 = 16bit(immediate data), r8 $=8$ bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of unsigned comparison is (Rx) $>\#$ imm16, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of unsigned comparison is $(\mathrm{Rx}) \leqq \#$ \#imm 16 , then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW is positive. If the result of the subtraction is nonpositive, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0x89AB
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x89AB
BHI Rx,\#0x89AB, LA ;; NOT JUMP LA
MOV.W R1, \#0x9876
BHI Rx,\#0x89AB, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 89 ABh | - | 2040 h |
| 9008 h | - | - | 89 ABh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 89 ABh | - | 89 ABh | FFFFh | 0040 h |
| 9010 h | 89 ABh | - | 89 ABh | FFFFh | 0003 h |
| 9014 h | 89 ABh | 9876 h | 89 ABh | FFFFh | 1040 h |
| 901 Eh | 89 ABh | 9876 h | 89 ABh | FFFFh | 1008 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 89 ABh | 9876 h | 89 ABh | 0000 h | 300 Bh |
| 9022 h | 89 ABh | 9876 h | 89 ABh | 000 h | 300 Bh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BLE r8

| Instruction code | $[11010110][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | r8 = 8 bit(relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{S}^{\wedge} \mathrm{OV} \mid \mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{S}^{\wedge} \mathrm{OV} \mid \mathrm{Z} 16=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the result of the logical OR between the 16 -bit operation flag (Z16) and the result of exclusive logical OR of the sign flag ( S ) and the overflow flag ( OV ) is 1 . If the result of the logical operations is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R3, \#0x 1200
loop:
BLE LA ;; NOT JUMP LA
MOV.W R3, \#0x0000
BLE LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R3 | PSW |
| :---: | :---: | :---: |
| - | - | - |
| 9004 h | 1200 h | 3001 h |
|  |  |  |
| 9006 h | 1200 h | 3001 h |
| 9008 h | 0000 h | 3003 h |
| 9010 h | 0000 h | 3003 h |
| - | - | - |
|  |  |  |
| - | - | - |
| - | - | - |
|  |  |  |
| 9012 h | 0001 h | 3020 h |
| 9014 h | 0001 h | 3020 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BLE Rd, \#imm8, r12

| Instruction code | [0 0100 d 2 d 1 d 0 0][i7i6i5i4i3i2ili0][0 110 r 11 to r8][r7 to r0] 20006000H |
| :---: | :---: |
| Argument | ```Rd = 3bit(R select), imm8 = 8bit(immediate data) r12 = 12bit(relative address, signed)``` |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is $(\mathrm{Rd}) \leqq \#$ imm8, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of signed comparison is $(\mathrm{Rd})>\#$ imm 8 , then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents (signed 16-bit data) of the general-purpose register designated by Rd is nonpositive. If the result of the subtraction is positive, 4 is added to the PC .
The legitimate value range designated by Rd is from R0 to R7, that by imm8 is from 0 to FFh , and that by the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

| MOV.W | R0, \#0x00EF |
| :--- | :--- |
| MOV.W | R1, \#0x0098 |
| MOV.W | R2, \#0x00CD |
| MOV.W | R3, \#0xFFFF |


| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002 h | 00 EFh | - | - | - | 0020 h |
| 9004 h | 00 EFh | 0098 h | - | - | 1020 h |
| 9006 h | 00 EFh | 0098 h | 00 CDh | - | 2020 h |
| 900 Ah | 00 EFh | 0098 h | 00 CDh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Eh | 00 EFh | 0098 h | 00 CDh | FFFFh | 0000 h |
| 9018 h | 00 EFh | 0098 h | 00 CDh | FFFFh | 106 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ah | 00 EFh | 0098 h | 00 CDh | 0000 h | 300 Fh |
| 901 Ch | 00 EFh | 0098 h | 00 CDh | 0000 h | 300 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BLE Rd, Ŕ, r12

| Instruction code | [0000110 1][s3s2s1s0d3d2d1d0][0 1 1 0 r11 to r8][r7 to r0] 0D006000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is (Rd) $\leqq(\mathrm{Rs})$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of signed comparison is $(\mathrm{Rd})>(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents (signed 16-bit data) of the general-purpose register designated by Rs from the contents (signed 16-bit data) of the general-purpose register designated by Rd is nonpositive. If the result of the subtraction is positive, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x7654
MOV.W R1, \#0x9876
MOV.W R2, \#0xCDEF
MOV.W R3, \#0xFFFF
loop:
BLE R0, R2, LA ;; NOT JUMP LA
BLE R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 7654 h | - | - | - | 0000 h |
| 9008 h | 7654 h | 9876 h | - | - | 1040 h |
| 900 Ch | 7654 h | 9876 h | CDEFh | - | 2040 h |
| 9010 h | 7654 h | 9876 h | CDEFh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 7654 h | 9876 h | CDEFh | FFFFh | 007 Ch |
| 901 Eh | 7654 h | 9876 h | CDEFh | FFFFh | 104 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 7654 h | 9876 h | CDEFh | 0000 h | 300 Fh |
| 9022 h | 7654 h | 9876 h | CDEFh | 0000 h | 300 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BLE Rx, \#imm16, r8

| Instruction code | $[11000110][\mathrm{r} 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{rlr} 0][\mathrm{i} 15$ to i8][i7 to i0] $\quad \mathrm{C} 6000000 \mathrm{H}$ |
| :--- | :--- |
| Argument | imm16 $=16 \mathrm{bit}($ (immediate data $)$, r8 $=8 \mathrm{bit}($ relative address, signed $)$ |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of signed comparison is $(\mathrm{Rx}) \leqq \#$ imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ <br> If result of signed comparison is $(\mathrm{Rx})>$ \#imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z8}, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 (signed 16-bit data) from the contents (signed 16-bit data) of the general-purpose register Rx designated indirectly by bits 12 to $15(\mathrm{~N} 0$ to N 3$)$ of the PSW is nonpositive. If the result of the subtraction is positive, 4 is added to the PC.
The legitimate value range designated by imm16 is signed 16-bit data ( -32768 to 32767 ), and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127).
[Example]

MOV.W R2, \#0xCDEF
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x7654
BLE Rx,\#0xCDEF,LA ; NOT JUMP LA
MOV.W R1, \#0x9876
BLE Rx,\#0xCDEF,LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | CDEFh | - | 2040 h |
| 9008 h | - | - | CDEFh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 7654 h | - | CDEFh | FFFFh | 0000 h |
| 9010 h | 7654 h | - | CDEFh | FFFFh | 007 Ch |
| 9014 h | 7654 h | 9876 h | CDEFh | FFFFh | 105 Ch |
| 901 Eh | 7654 h | 9876 h | CDEFh | FFFFh | 104 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 7654 h | 9876 h | CDEFh | 0000 h | 300 Fh |
| 9022 h | 7654 h | 9876 h | CDEFh | 000 h | 300 Fh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BLS ri

| Instruction code | $[11010111][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8 \mathrm{bit}($ relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If CY $\mid \mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If CY $\mid \mathrm{Z} 16=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the result of the logical OR of the carry flag ( CY ) and the 16 -bit operation flag (Z16) is 1 . If the result of the logical operation is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

|  | MOV.W | R2, \#0x0002 |  |
| :---: | :---: | :---: | :---: |
|  | MOV.W | R3,\#0x |  |
|  | RRC | R2, \#1 |  |
| loop: |  |  |  |
|  | BLS | LA | ; NOT JUMP LA |
|  | RRC | R2, \#1 |  |
|  | BLS | LB | ;; JUMP LB |
|  | BR | loop |  |
| LA: |  |  |  |
|  | DEC | R3 |  |
|  | BR | loop |  |
| LB: |  |  |  |
|  | INC | R3 |  |
|  | NOP |  |  |


| PC | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: |
| - | - | - | - |
| 9002 h | 0002 h | - | 2020 h |
| 9006 h | 0002 h | FFFFh | 3040 h |
| 9008 h | 0001 h | FFFFh | 2020 h |
|  |  |  |  |
| 900 Ah | 0001 h | FFFFh | 2020 h |
| 900 Ch | 0000 h | FFFFh | 2007 h |
| 9014 h | 0000 h | FFFFh | 2007 h |
| - | - | - | - |
|  |  |  |  |
| - | - | - | - |
| - | - | - | - |
|  |  |  |  |
| 9016 h | 0000 h | 0000 h | 3007 h |
| 9018 h | 0000 h | 0000 h | 3007 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BLS Rq, \#imm8, r12

| Instruction code | [00 1 0 d2d1d0 0][i7i6i5i4i3i2ili0][0 1 1 1 r11 to r8][r7 to r0] 20007000H |
| :---: | :---: |
| Argument | ```Rd = 3bit(R select), imm8 = 8bit(immediate data) r12 = 12bit(relative address, signed)``` |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is ( Rd d$) \leqq \# \mathrm{imm} 8$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is $(\mathrm{Rd})>\# \mathrm{imm} 8$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd is nonpositive. If the result of the subtraction is positive, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r 12 is that of signed 12-bit data ( -2048 to 2047).

## [Example]

$$
\begin{array}{ll}
\text { MOV.W } & \text { R0, \#0x00FE } \\
\text { MOV.W } & \text { R1, \#0x0098 } \\
\text { MOV.W } & \text { R2, \#0x00CD } \\
\text { MOV.W } & \text { R3, \#0xFFFF }
\end{array}
$$

loop:
BLS R0, \#0xCD, LA ; NOT JUMP LA
BLS R1, \#0xCD, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002h | 00 FEh | - | - | - | 0020 h |
| 9004h | 00 FEh | 0098 h | - | - | 1020 h |
| 9006h | 00 FEh | 0098 h | 00 CDh | - | 2020 h |
| 900Ah | 00 FEh | 0098 h | 00 CDh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Eh | 00 FEh | 0098 h | 00 CDh | FFFFh | 0020 h |
| 9018 h | 00 FEh | 0098 h | 00 CDh | FFFFh | 106 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ah | 00 FEh | 0098 h | 00 CDh | 0000 h | 300 Fh |
| 901 Ch | 00 FEh | 0098 h | 00 CDh | 0000 h | 300 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BLS Rd, Rs, $\underline{12}$

| Instruction code | [0000110 1][s3s2s1s0d3d2d1d0][0111r11 to r8][r7 to r0] 0D007000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{r} 12=12 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is $(\mathrm{Rd}) \leqq(\mathrm{Rs})$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is (Rd) $>(\mathrm{Rs})$, then ( PC ) $\leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd is nonpositive. If the result of the subtraction is positive, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R 15 , that by Rs is from R0 to R15, and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).
[Example]

MOV.W R0, \#0xFEDC
MOV.W R1, \#0x9876
MOV.W R2, \#0xCDEF
MOV.W R3, \#0xFFFF
loop:
BLS R0, R2, LA ;; NOT JUMP LA
BLS R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | FEDCh | - | - | - | 0040 h |
| 9008 h | FEDCh | 9876 h | - | - | 1040 h |
| 900 Ch | FEDCh | 9876 h | CDEFh | - | 2040 h |
| 9010 h | FEDCh | 9876 h | CDEFh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014h | FEDCh | 9876 h | CDEFh | FFFFh | 0008 h |
| 901 Eh | FEDCh | 9876 h | CDEFh | FFFFh | 104 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | FEDCh | 9876 h | CDEFh | 0000 h | 300 Fh |
| 9022 h | FEDCh | 9876 h | CDEFh | 0000 h | 300 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BLS Rx, \#imm16, $\underline{8}$

| Instruction code | [11000111][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] C7000000H |
| :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}($ immediate data), $\mathrm{r} 8=8 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of unsigned comparison is (Rx) $\leqq$ \#imm16, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of unsigned comparison is $(\mathrm{Rx})>\#$ imm16, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N3) of the PSW is nonpositive. If the result of the subtraction is positive, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0xCDEF
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0xFEDC
BLS Rx,\#0xCDEF,LA ; NOT JUMP LA
MOV.W R1, \#0x9876
BLS Rx,\#0xCDEF,LB ; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | CDEFh | - | 2040 h |
| 9008 h | - | - | CDEFh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | FEDCh | - | CDEFh | FFFFh | 0040 h |
| 9010 h | FEDCh | - | CDEFh | FFFFh | 0008 h |
| 9014 h | FEDCh | 9876 h | CDEFh | FFFFh | 1048 h |
| 901 Eh | FEDCh | 9876 h | CDEFh | FFFFh | 104 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | FEDCh | 9876 h | CDEFh | 0000 h | 300 Fh |
| 9022 h | FEDCh | 9876 h | CDEFh | 0000 h | 300 Fh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BLT r8

| Instruction code | $\left[\begin{array}{llll}1 & 1 & 1 & 0\end{array} 010\right][r 7 r 6 r 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8 \mathrm{bit}($ relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{S}^{\wedge} \mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{S}^{\wedge} \mathrm{OV}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the result of the exclusive logical OR of the sign flag ( S ) and the overflow flag ( OV ) is 1 . If the result of the logical operation is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]


## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BLT Rq, \#imm8, $\underline{12}$

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{ili} 0][0010 \mathrm{r} 11$ to r8][r7 to r0] 20002000 H |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit( } \mathrm{R} \text { select), imm } 8=8 \text { bit(immediate data) } \\ & \mathrm{r} 12=12 \text { bit(relative address, signed) } \end{aligned}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of signed comparison is (Rd) < \#imm8, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of signed comparison is $(\mathrm{Rd}) \geqq \#$ imm 8 , then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents (signed 16-bit data) of the general-purpose register designated by Rd is negative. If the result of the subtraction is nonnegative, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r 12 is that of signed 12 -bit data ( -2048 to 2047).

## [Example]

| MOV.W | R0, \#0x0056 |
| :--- | :--- |
| MOV.W | R1, \#0x0034 |
| MOV.W | R2, \#0x0056 |
| MOV.W | R3, \#0xFFFF |

BLT R0, \#0x56, LA ;; NOT JUMP LA
BLT R1, \#0x56, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002h | 0056 h | - | - | - | 0000 h |
| 9004h | 0056 h | 0034 h | - | - | 1020 h |
| 9006h | 0056 h | 0034 h | 0056 h | - | 2000 h |
| 900Ah | 0056 h | 0034 h | 0056 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900Eh | 0056 h | 0034 h | 0056 h | FFFFh | 0003 h |
| 9018h | 0056 h | 0034 h | 0056 h | FFFFh | 104 Ch |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ah | 0056 h | 0034 h | 0056 h | 0000 h | 300 Fh |
| 901Ch | 0056 h | 0034 h | 0056 h | 0000 h | 300 Fh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BLT Rg, Ŕ, r12

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 0 & 1 & 1 & 0\end{array}\right][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]\left[\begin{array}{lll}0 & 0 & 10 \mathrm{r} 11 \text { to r8][r7 to r0] } 0 \mathrm{D} 002000 \mathrm{H} \\ \hline \text { Argument } & \mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \text { select), Rs }=4 \mathrm{bit}(\mathrm{R} \text { select), r12 = 12bit(relative address, signed) } \\ \hline \text { Word count } & 2 \\ \hline \text { Cycle count } & 2 \text { or } 3 \\ \hline \text { Function } & \begin{array}{l}\text { If result of signed comparison is }(\mathrm{Rd})<(\mathrm{Rs}), \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12) \\ \text { If result of signed comparison is }(\mathrm{Rd}) \geqq(\mathrm{Rs}), \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4\end{array} \\ \hline \text { Affected flags } & \mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0 \text { to } \mathrm{N} 3 \\ \hline\end{array}\right.$ |
| :--- | :--- | :--- |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents (signed 16-bit data) of the general-purpose register designated by Rs from the contents (signed 16-bit data) of the general-purpose register designated by Rd is negative. If the result of the subtraction is nonnegative, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).
[Example]

MOV.W R0, \#0x5678
MOV.W R1, \#0xCDEF
MOV.W R2, \#0x5678
MOV.W R3, \#0xFFFF
loop:
BLT R0, R2, LA ;; NOT JUMP LA
BLT R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 5678 h | - | - | - | 0000 h |
| 9008h | 5678 h | CDEFh | - | - | 1040 h |
| 900 Ch | 5678 h | CDEFh | 5678 h | - | 2000 h |
| 9010h | 5678 h | CDEFh | 5678 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014h | 5678 h | CDEFh | 5678 h | FFFFh | 0003 h |
| 901 Eh | 5678 h | CDEFh | 5678 h | FFFFh | 1010 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020h | 5678h | CDEFh | 5678 h | 0000 h | 3013 h |
| 9022h | 5678 h | CDEFh | 5678 h | 0000 h | 3013 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BLT Rx, \#imm16, $\underline{8}$

| Instruction code | [11000010][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] C2000000H |
| :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}($ immediate data), $\mathrm{r} 8=8 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of signed comparison is (Rx) < \#imm16, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of signed comparison is (Rx) $\geqq \#$ imm16, then (PC) $\leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm16 (signed 16-bit data) from the contents (signed 16-bit data) of the general-purpose register Rx designated indirectly by bits 12 to $15(\mathrm{~N} 0$ to N 3$)$ of the PSW is negative. If the result of the subtraction is nonnegative, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

MOV.W R2, \#0xCDEF
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x5678
BLT Rx, \#0x5678, LA ;; NOT JUMP LA
MOV.W R1, \#0xCDEF
BLT Rx, \#0x5678, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | CDEFh | - | 2040 h |
| 9008 h | - | - | CDEFh | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 5678 h | - | CDEFh | FFFFh | 0000 h |
| 9010 h | 5678 h | - | CDEFh | FFFFh | 0003 h |
| 9014 h | 5678 h | CDEFh | CDEFh | FFFFh | 1040 h |
| 901 Eh | 5678 h | CDEFh | CDEFh | FFFFh | 1010 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5678 h | CDEFh | CDEFh | 0000 h | 3013 h |
| 9022 h | 5678 h | CDEFh | CDEFh | 0000 h | 3013 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BMI r

| Instruction code | $[11011010][\mathrm{r} 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed) |
| Word count | 1 |
| Cycle count | 2 or 3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the sign flag (S) is 1 . If the value of $S$ is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

|  | MOV.W | R3, \#0x000 |  |
| :---: | :---: | :---: | :---: |
| loop: |  |  |  |
|  | BMI | LA | ; NOT JUMP LA |
|  | MOV.W | R3, \#0xFFFF |  |
|  | BMI | LB | ;; JUMP LB |
|  | BR | loop |  |
| LA: |  |  |  |
|  | DEC | R3 |  |
|  | BR | loop |  |
| LB: |  |  |  |
|  | INC | R3 |  |
|  | NOP |  |  |


| PC | R3 | PSW |
| :---: | :---: | :---: |
| - | - | - |
| 9002 h | 0000 h | 3003 h |
|  |  |  |
| 9004 h | 0000 h | 3003 h |
| 9008 h | FFFFh | 3040 h |
| 9010 h | FFFFh | 3040 h |
| - | - | - |
|  |  |  |
| - | - | - |
| - | - | - |
|  |  |  |
| 9012 h | 0000 h | 3003 h |
| 9014 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

BMI Rd, \#imm8, r12

| Instruction code | [0 0100 d 2 d 1 d 00 0][i7i6i5i4i3i2ili0][1 010 r 11 to r8][r7 to r0] | 2000A000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit }(\mathrm{R} \text { select }), \mathrm{imm} 8=8 \text { bit(immediate data }) \\ & \mathrm{r} 12=12 \text { bit(relative address, signed }) \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) - \#imm8 is $\mathrm{S}=1$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of $(\mathrm{Rd})-\# \mathrm{imm} 8$ is $\mathrm{S}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the sign flag $(\mathrm{S})$ is set to 1 as the result of subtracting immediate data designated by imm 8 from the contents of the general-purpose register designated by Rd . If S is set to 0 as the result of the subtraction, 4 is added to the PC .
The legitimate value range designated by Rd is from R0 to R7, that by imm8 is from 0 to FFh , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

| MOV.W | R0, \#0x9876 |
| :--- | :--- |
| MOV.W | R1, \#0x5678 |
| MOV.W | R2, \#0x0012 |
| MOV.W | R3, \#0xFFFF |
| BMI | R1, \#0x12, LA $;$ NOT JUMP LA |
| BMI | R0, \#0x12, LB ; JUMP LB |
| BR | loop |
|  |  |
| DEC | R3 |
| BR | loop |

LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004h | 9876 h | - | - | - | 0040 h |
| 9008h | 9876 h | 5678 h | - | - | 1000 h |
| 900 Ah | 9876 h | 5678 h | 0012 h | - | 2000 h |
| 900 Eh | 9876 h | 5678 h | 0012 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9012h | 9876 h | 5678 h | 0012 h | FFFFh | 1000 h |
| 901 Ch | 9876 h | 5678 h | 0012 h | FFFFh | 0040 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901Eh | 9876 h | 5678 h | 0012 h | 0000 h | 3003 h |
| 9020h | 9876 h | 5678 h | 0012 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

BMI Ŕ, Rs, $\underline{12}$

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 0 & 1 & 1 & 0\end{array} 1\right][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]\left[\begin{array}{lll}1 & 0 & 1\end{array} 0 \mathrm{r} 11\right.$ to r8][r7 to r0] 0D00A000H |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), Rs $=4 \mathrm{bit}(\mathrm{R}$ select), r12 = 12bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{S}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{S}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the sign flag (S) is set to 1 as the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by R . If $S$ is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r 12 is that of signed 12-bit data ( -2048 to 2047).

## [Example]

MOV.W R0, \#0x9876
MOV.W R1, \#0x5678
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BMI R1, R2, LA ;; NOT JUMP LA
BMI R0, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 9876 h | - | - | - | 0040 h |
| 9008h | 9876 h | 5678 h | - | - | 1000 h |
| 900 Ch | 9876 h | 5678 h | 1234 h | - | 2020 h |
| 9010 h | 9876 h | 5678 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 9876 h | 5678 h | 1234 h | FFFFh | 1000 h |
| 901 Eh | 9876 h | 5678 h | 1234 h | FFFFh | 0060 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |
| 9022h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

BMI Rx, \#imm16, r8

| Instruction code | [11001010][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] | CA000000H |
| :---: | :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}($ immediate data), $\mathrm{r} 8=8 \mathrm{bit}($ relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | If result of (Rx) $-\#$ imm16 is $S=1$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of (Rx) $-\#$ imm 16 is $S=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the sign flag $(\mathrm{S})$ is set to 1 as the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N 3 ) of the PSW. If S is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R1, \#0x5678
BMI Rx, \#0x1234, LA ; NOT JUMP LA
MOV.W R0, \#0x9876
BMI Rx, \#0x1234, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | - | 5678 h | 1234 h | FFFFh | 1000 h |
| 9010 h | - | 5678 h | 1234 h | FFFFh | 1000 h |
| 9014 h | 9876 h | 5678 h | 1234 h | FFFFh | 0040 h |
| 901 Eh | 9876 h | 5678 h | 1234 h | FFFFh | 0060 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BN m16, \#imm3, r12

| Instruction code | $\begin{array}{r} \hline\left[\begin{array}{llllll} 0 & 1 & 1 & 1 & 1 & 1 \end{array} \mathrm{X} 0\right][\mathrm{m} 7 \mathrm{~m} 6 \mathrm{~m} 5 \mathrm{~m} 4 \mathrm{~m} 3 \mathrm{~m} 2 \mathrm{~m} 1 \mathrm{~m} 0][0 \mathrm{i} 2 \mathrm{i} 1 \mathrm{i} 0 \mathrm{r} 11 \text { to r8][r7 to r0] } \\ \\ \\ 7 \mathrm{C} 00 \mathrm{H}(\mathrm{RAM}), 7 \mathrm{E} 00 \mathrm{H}(\mathrm{SFR}) \end{array}$ |
| :---: | :---: |
| Argument | m16 = 16bit(Lower 8bit valid for operation code), imm3 = 3bit(bit select) r12 $=12$ bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If (m16) of bit $\# \mathrm{imm} 3=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If $(\mathrm{m} 16)$ of bit $\#$ imm $3=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the bit designated by immediate data imm3 in the RAM (data memory) location or the SFR (one of the registers dedicated to control the internal peripheral functions) designated by m16 is 0 . If the specified bit in the memory location m 16 is 1,4 is added to the PC.
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m 16 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7 FFFH. The basic types of generated instruction code are 7 C 00 H (RAM) and 7 E 00 H (SFR), respectively, The lower-order 8 bits of m 16 are reflected in the behavior of the instruction code.
The legitimate value range designated by imm 3 is from 0 to 8 h and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).


## [Example]

|  | MOV.W | 0x50,\#0x1221 |
| :---: | :---: | :---: |
|  | MOV.W | R3, \#0xFFFF |
| loop: |  |  |
|  | BN | 0x50, \#0, LA ; NOT JUMP LA |
|  | BN | 0x51, \#0, LB ;; JUMP LB |
|  | BR | loop |
| LA: |  |  |
|  | DEC | R3 |
|  | BR | loop |
| LB: |  |  |
|  | INC | R3 |
|  | NOP |  |


| PC | RAM <br> (51h) | RAM <br> (50h) | R3 |
| :---: | :---: | :---: | :---: |
| - | - | - | - |
| 9004 h | 12 h | 21 h | - |
| 9008 h | 12 h | 21 h | FFFFh |
|  |  |  |  |
| 900 Ch | 12 h | 21 h | FFFFh |
| 9016 h | 12 h | 21 h | FFFFh |
| - | - | - | - |
|  |  |  |  |
| - | - | - | - |
| - | - | - | - |
|  |  |  |  |
| 9018 h | 12 h | 21 h | 0000 h |
| 901 Ah | 12 h | 21 h | 0000 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BN Rd, \#imm4, r12

| Instruction code |  |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), imm $4=4 \mathrm{bit}(\mathrm{bit}$ select),r12 $=12 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | $\begin{aligned} & \text { If (Rd) of bit } \# \text { imm } 4=0 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12) \\ & \text { If (Rd) of bit } \# \text { imm } 4=1 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \end{aligned}$ |
| Affected flags | N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the bit of the general-purpose register designated by Rd designated by immediate data designated by imm 4 is 0 . If the specified bit of Rd is 1,4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R15, that by imm4 is from 0 to 0 Fh , and that by the relative address designated by r 12 is that of signed 12-bit data ( -2048 to 2047).

## [Example]

MOV.W R0, \#0x0001
MOV.W R1, \#0x1234
MOV.W R2, \#0x0000
MOV.W R3, \#0xFFFF
loop:
BN R0, \#0, LA ;; NOT JUMP LA
BN R1, \#0, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002h | 0001 h | - | - | - | 0020 h |
| 9006h | 0001 h | 1234 h | - | - | 1020 h |
| 9008h | 0001 h | 1234 h | 0000 h | - | 2003 h |
| 900Ch | 0001 h | 1234 h | 0000 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9010h | 0001 h | 1234 h | 0000 h | FFFFh | 0040 h |
| 901Ah | 0001 h | 1234 h | 0000 h | FFFFh | 1040 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901Ch | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |
| 901Eh | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BN Rd, Rs, r12

| Instruction code | [00000001110][s3s2s1s0d3d2d1d0][00000r11 to r8][r7 to r0] 0600H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{bit}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If (Rd) of bit (Rs)\&000Fh $=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If (Rd) of bit (Rs) $\& 000 \mathrm{Fh}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the bit of the general-purpose register Rd that is designated by the lower-order 4 bits of the general-purpose register designated by Rs is 0 . If the specified bit of Rd is 1,4 is added to the PC . The legitimate value range designated by Rd is from R0 to R15, that by Rs from R0 to R15, and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x0001
MOV.W R1, \#0x1234
MOV.W R2, \#0x0000
MOV.W R3, \#0xFFFF
loop:
BN R0, R2, LA ;; NOT JUMP LA
BN R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002 h | 0001 h | - | - | - | 0020 h |
| 9006 h | 0001 h | 1234 h | - | - | 1020 h |
| 9008h | 0001 h | 1234 h | 0000 h | - | 2003 h |
| 900Ch | 0001 h | 1234 h | 0000 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9010h | 0001 h | 1234 h | 0000 h | FFFFh | 0040 h |
| 901 Ah | 0001 h | 1234 h | 0000 h | FFFFh | 1040 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901Ch | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |
| 901Eh | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNC r8

| Instruction code | $[11010001][\mathrm{r} 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed) |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{CY}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{CY}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the carry flag (CY) is 0 . If the value of CY is 1,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]


## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BNC Rd, \#imm8, r12

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{ili} 10][0001 \mathrm{r} 11$ to r8][r7 to r0] 20001000 H |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit }(\mathrm{R} \text { select }), \mathrm{imm} 8=8 \text { bit(immediate data }) \\ & \mathrm{r} 12=12 \text { bit(relative address, signed }) \end{aligned}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is (Rd) $\geqq \#$ imm 8 , then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is (Rd) $<\#$ imm8, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter ( PC ) and places the result in the PC if the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd is nonnegative. If the result of the subtraction is negative, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).
[Example]

MOV.W R0, \#0x0012
MOV.W R1, \#0x00CD
MOV.W R2, \#0x0056
MOV.W R3, \#0xFFFF
loop:
BNC R0, \#0x56, LA ;; NOT JUMP LA
BNC R1, \#0x56, LB ; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002 h | 0012 h | - | - | - | 0000 h |
| 9004 h | 0012 h | 00 CDh | - | - | 1020 h |
| 9006 h | 0012 h | 00 CDh | 0056 h | - | 2000 h |
| 900 Ah | 0012 h | 00 CDh | 0056 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Eh | 0012 h | 00 CDh | 0056 h | FFFFh | 006 Ch |
| 9018 h | 0012 h | 00 CDh | 0056 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ah | 0012 h | 00 CDh | 0056 h | 0000 h | 3003 h |
| 901 Ch | 0012 h | 00 CDh | 0056 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNC Rg, Rs, r12

| Instruction code | [00001101][s3s2s1s0d3d2d1d0][0001r11 tor8][r7 to r0] 0D001000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$, $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of unsigned comparison is (Rd) $\geqq(\mathrm{Rs})$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of unsigned comparison is (Rd) $<(\mathrm{Rs})$, then (PC) $\leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd is nonnegative. If the result of the subtraction is negative, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x1234
MOV.W R1, \#0xCDEF
MOV.W R2, \#0x5678
MOV.W R3, \#0xFFFF
loop:
BNC R0, R2, LA ;; NOT JUMP LA
BNC R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 1234 h | - | - | - | 0020 h |
| 9008h | 1234h | CDEFh | - | - | 1040 h |
| 900 Ch | 1234 h | CDEFh | 5678 h | - | 2000 h |
| 9010 h | 1234 h | CDEFh | 5678 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 1234 h | CDEFh | 5678 h | FFFFh | 006 Ch |
| 901 Eh | 1234 h | CDEFh | 5678 h | FFFFh | 1010 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 1234 h | CDEFh | 5678 h | 0000 h | 3013 h |
| 9022 h | 1234 h | CDEFh | 5678 h | 0000 h | 3013 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BNC Rx, \#imm16, $\underline{8}$

| Instruction code | [11000001][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] C1000000H |
| :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}$ (immediate data), r8 $=8 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of unsigned comparison is ( Rx ) $\geqq \#$ imm 16 , then ( PC$) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of unsigned comparison is $(\mathrm{Rx})<\# \mathrm{imm} 16$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the result of subtracting immediate data designated by imm 16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW is nonnegative. If the result of the subtraction is negative, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0x5678
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x1234
BNC Rx, \#0x5678, LA ; NOT JUMP LA
MOV.W R1, \#0xCDEF
BNC Rx, \#0x5678, LB ; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 5678 h | - | 2000 h |
| 9008 h | - | - | 5678 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 1234 h | - | 5678 h | FFFFh | 0020 h |
| 9010 h | 1234 h | - | 5678 h | FFFFh | 006 Ch |
| 9014 h | 1234 h | CDEFh | 5678 h | FFFFh | 104 Ch |
| 901 Eh | 1234 h | CDEFh | 5678 h | FFFFh | 1010 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 1234 h | CDEFh | 5678 h | 0000 h | 3013 h |
| 9022 h | 1234 h | CDEFh | 5678 h | 0000 h | 3013 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BNV r8

| Instruction code | $[11011001][\mathrm{r} 7 \mathrm{r} 6 \mathrm{r} 54 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the overflow flag ( OV ) is 0 . If the value of OV is 1,2 is added to the PC.
The legitimate value range of the relative address designated by $r 8$ is that of signed 8 -bit data ( -128 to 127 ).
[Example]


## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BNV Rd, \#imm8, $\underline{12}$

| Instruction code | [0 010 d 2 d 1 d 00$][\mathrm{i} \mathrm{i}$ 6i5i4i3i2i1i0][1 001 r 11 to r8][r7 to r0] | 20009000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit( } \mathrm{R} \text { select), imm } 8=8 \text { bit(immediate data }) \\ & \mathrm{r} 12=12 \text { bit(relative address, signed) } \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) - \#imm8 is $\mathrm{OV}=0$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of (Rd) - \#imm8 is $\mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter ( PC ) and places the result in the PC if the OV flag (OV) is set to 0 as the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd. If OV is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x8000
MOV.W R1, \#0x5678
MOV.W R2, \#0x0012
MOV.W R3, \#0xFFFF
loop:
BNV R0, \#0x12, LA ; NOT JUMP LA
BNV R1, \#0x12, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 8000 h | - | - | - | 0061 h |
| 9008 h | 8000 h | 5678 h | - | - | 1000 h |
| 900 Ah | 8000 h | 5678 h | 0012 h | - | 2000 h |
| 900 Eh | 8000 h | 5678 h | 0012 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9012 h | 8000 h | 5678 h | 0012 h | FFFFh | 0038 h |
| 901 Ch | 8000 h | 5678 h | 0012 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| $901 E h$ | 8000 h | 5678 h | 0012 h | 0000 h | 3003 h |
| 9020 h | 8000 h | 5678 h | 0012 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNV Rd, Rs, $\underline{12}$

| Instruction code | [00001101][s3s2s1s0d3d2d1d0][1001r11 to r8][r7 to r0] 0D009000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select})$, $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), r12 $=12 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | $\begin{array}{\|l} \hline \text { If result of }(\mathrm{Rd})-(\mathrm{Rs}) \text { is } \mathrm{OV}=0 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12) \\ \text { If result of }(\mathrm{Rd})-(\mathrm{Rs}) \text { is } \mathrm{OV}=1 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \\ \hline \end{array}$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the value of the overflow flag (OV) is set to 0 as the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd. If OV is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R15, that by Rs is from R0 to R15, and that by the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).
[Example]

MOV.W R0, \#0x89AB
MOV.W R1, \#0x5678
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BNV R0, R2, LA ;; NOT JUMP LA
BNV R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 89 ABh | - | - | - | 0040 h |
| 9008 h | 89 ABh | 5678 h | - | - | 1000 h |
| 900 Ch | 89 ABh | 5678 h | 1234 h | - | 2020 h |
| 9010 h | 89 ABh | 5678 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 89 ABh | 5678 h | 1234 h | FFFFh | 0010 h |
| 901 Eh | 89 ABh | 5678 h | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 89 ABh | 5678 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 89 ABh | 5678 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BNV Rx, \#imm16, $\underline{8}$

| Instruction code | $\left[\begin{array}{lllllll}110010001][r 7 r 6 r 5 r 4 r 3 r 2 r 1 r 0][i 15 ~ t o ~ i 8][i 7 ~ t o ~ i 0] ~\end{array}\right.$ |
| :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}(\mathrm{immediate}$ data), $\mathrm{r} 8=8 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of (Rx) - \#imm16 is $\mathrm{OV}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of (Rx) - \#imm16 is $\mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the value of the overflow flag $(\mathrm{OV})$ is set to 0 as result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N3) of the PSW. If OV is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x8000
BNV Rx, \#0x1234, LA ;; NOT JUMP LA
MOV.W R1, \#0x5678
BNV Rx, \#0x1234, LB ;; JUMP LB
BR Loop
LA:
DEC R3
BR Loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004h | - | - | 1234 h | - | 2020 h |
| 9008h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900Ch | 8000 h | - | 1234 h | FFFFh | 0061 h |
| 9010h | 8000 h | - | 1234 h | FFFFh | 0038 h |
| 9014h | 8000 h | 5678 h | 1234 h | FFFFh | 1018 h |
| 901Eh | 8000 h | 5678 h | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020h | 8000 h | 5678 h | 1234 h | 0000 h | 3003 h |
| 9022h | 8000 h | 5678 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BNZ r8

| Instruction code | [11101lllllllir7r6r5r4r3r2r1r0] | DD00H |
| :---: | :---: | :---: |
| Argument | r8 = 8bit(relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{array}{\|l\|} \hline \text { If } \mathrm{Z} 16=0, \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8) \\ \text { If Z16 }=1 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ \hline \end{array}$ |  |
| Affected flags |  |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the16-bit operation flag (Z16) is 0 . If the value of Z 16 is 1,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

|  |  |  |  | PC | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | - | - | - |
| loop: | MOV.W | $\begin{aligned} & \text { R3, } \\ & \# 0 x 0000 \end{aligned}$ |  | 9002h | 0000h | 3003h |
|  | BNZ | LA | ; NOT JUMP LA | 9004h | 0000h | 3003h |
|  | MOV.W | R3,\#0x1234 |  | 9008h | 1234h | 3020h |
|  | BNZ | LB | ;; JUMP LB | 9010h | 1234h | 3020h |
|  | BR | loop |  | - | - | - |
| LA: |  |  |  |  |  |  |
|  | DEC | R3 |  | - | - | - |
|  | BR | loop |  | - | - | - |
| LB: |  |  |  |  |  |  |
|  | INC | R3 |  | 9012h | 1235h | 3000h |
|  | NOP |  |  | 9014h | 1235h | 3000h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNZ Rq, \#imm8, $\underline{12}$

| Instruction code | [0 010 d 2 d 1 d 000 0][i7i6i5i4i3i2ili0][11 101 r 11 to r8][r7 to r0] | 2000D000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit }(\mathrm{R} \text { select }), \text { imm } 8=8 \text { bit(immediate data) } \\ & \mathrm{r} 12=12 \text { bit(relative address, signed) } \\ & \hline \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) - \#imm8 is Z16 $=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of $(\mathrm{Rd})-\# \mathrm{imm} 8$ is $\mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the 16 -bit operation flag (Z16) is set to 0 as the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd. If Z16 is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R7, that by imm8 is from 0 to FFh , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

|  | MOV.W | R0, \# | x0034 | 9002h | 0034h | - | - | - | 0020h |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MOV.W | R1, \# | x8234 | 9006h | 0034h | 8234h | - | - | 1060h |
|  | MOV.W | R2, \# | x0034 | 9008h | 0034h | 8234h | 0034h | - | 2020h |
|  | MOV.W | R3, \# | xFFFF | 900 Ch | 0034h | 8234h | 0034h | FFFFh | 3040h |
| loop: |  |  |  |  |  |  |  |  |  |
|  | BNZ | $\begin{aligned} & \text { R0, } \\ & \text { LA } \end{aligned}$ | \#0x 34, ;; NOT JUMP LA | 9010h | 0034h | 8234h | 0034h | FFFFh | 0003h |
|  | BNZ | $\begin{aligned} & \text { R1, } \\ & \text { LB } \end{aligned}$ | \#0x34, ; JUMP LB | 901Ah | 0034h | 8234h | 0034h | FFFFh | 1041h |
|  | BR | loop |  | - | - | - | - | - | - |
| LA: |  |  |  |  |  |  |  |  |  |
|  | DEC | R3 |  | - | - | - | - | - | - |
|  | BR | loop |  | - | - | - | - | - | - |
| LB: |  |  |  |  |  |  |  |  |  |
|  | INC | R3 |  | 901Ch | 0034h | 8234h | 0034h | 0000h | 3003h |
|  | NOP |  |  | 901Eh | 0034h | 8234h | 0034h | 0000h | 3003h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNZ Rd, Rs, r12

| Instruction code | [0000110 1][s3s2s1s0d3d2d1d0][1101r11 to r8][r7 to r0] 0D00D000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of (Rd) - (Rs) is Z16 $=0$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the 16 -bit operation flag (Z16) is set to 0 as the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd. If Z16 is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R15, that by Rs is from R0 to R15, and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x 1234
MOV.W R1, \#0x8234
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BNZ R0, R2, LA ; NOT JUMP LA
BNZ R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 1234 h | - | - | - | 0020 h |
| 9008 h | 1234 h | 8234 h | - | - | 1060 h |
| 900 Ch | 1234 h | 8234 h | 1234 h | - | 2020 h |
| 9010 h | 1234 h | 8234 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 1234 h | 8234 h | 1234 h | FFFFh | 0003 h |
| 901 Eh | 1234 h | 8234 h | 1234 h | FFFFh | 1031 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 1234 h | 8234 h | 1234 h | 0000 h | 3013 h |
| 9022 h | 1234 h | 8234 h | 1234 h | 0000 h | 3013 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNZ Rx, \#imm16, r8

| Instruction code | [1110011101][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] | CD000000H |
| :---: | :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}$ (immediate data), $\mathrm{r} 8=8$ bit(relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | If result of (Rx) - \#imm16 is Z16 $=0$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of (Rx) - \#imm16 is $\mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the 16 -bit operation flag (Z16) is set to 0 as the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N3) of the PSW. If Z16 is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x 1234
BNZ Rx, \#0x1234, LA ;; NOT JUMP LA
MOV.W R1, \#0x8234
BNZ Rx, \#0x1234, LB ; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 1234 h | - | 1234 h | FFFFh | 0020 h |
| 9010 h | 1234 h | - | 1234 h | FFFFh | 0003 h |
| 9014 h | 1234 h | 8234 h | 1234 h | FFFFh | 1060 h |
| 901 Eh | 1234 h | 8234 h | 1234 h | FFFFh | 1031 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 1234 h | 8234 h | 1234 h | 0000 h | 3013 h |
| 9020 h | 1234 h | 8234 h | 1234 h | 0000 h | 3013 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BNZ. B r8

| Instruction code | $[11011100][r 7 r 6 r 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{Z} 8=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{Z} 8=1$, then $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the 8 -bit operation flag ( Z 8 ) is 0 . If the value of Z 8 is 1,2 is added to the PC.
The legitimate value range of the relative address designated by $r 8$ is that of signed 8 -bit data ( -128 to 127 ).
[Example]


## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNZ. B Rd, \#imm8, r12

| Instruction code | [0 010 d 2 d 1 d 00$]$ 0] 7 i6i5i4i3i2i1i0][11 $100 \mathrm{rl1}$ to r8][r7 to r0] | 2000C000H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3$ bit( R select), $\mathrm{imm} 8=8$ bit(immediate data) r12 $=12$ bit(relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) $-\#$ imm 8 is $Z 8=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of $(\mathrm{Rd})-\#$ imm 8 is $\mathrm{Z} 8=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the 8 -bit operation flag (Z8) is set to 0 as the result of subtracting immediate data designated by imm8 from the contents of the general-purpose register designated by Rd. If Z8 is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R7, that by imm8 is from 0 to FFh , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).
[Example]

R0, \#0x5634
MOV.W R1, \#0x8000
MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
BNZ.B R0, \#0x 34 , LA ;; NOT JUMP LA
BNZ.B R1, \#0x34, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 5634 h | - | - | - | 0020 h |
| 9008 h | 5634 h | 8000 h | - | - | 1061 h |
| 900 Ch | 5634 h | 8000 h | 1234 h | - | 2020 h |
| 9010 h | 5634 h | 8000 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 5634 h | 8000 h | 1234 h | FFFFh | 0001 h |
| 901 h | 5634 h | 8000 h | 1234 h | FFFFh | 1038 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5634 h | 8000 h | 1234 h | 0000 h | 301 Bh |
| 9022 h | 5634 h | 8000 h | 1234 h | 0000 h | 301 Bh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNZ. B Rd, Rs, $\underline{12}$

| Instruction code | [0000 011001$][s 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0][11100 \mathrm{r} 11$ to r8][r7 to r0] 0D00C000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of (Rd) $-(\mathrm{Rs})$ is $\mathrm{Z} 8=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{Z8}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the 8 -bit operation flag (Z8) is set to 0 as the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd . If Z 8 is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R15, that by Rs is from R0 to R15, and that of the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).
[Example]

MOV.W R0, \#0x5634
MOV.W R1, \#0x8000
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BNZ.B R0, R2, LA ; NOT JUMP LA
BNZ.B R1, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004h | 5634 h | - | - | - | 0020 h |
| 9008h | 5634 h | 8000 h | - | - | 1061 h |
| 900Ch | 5634 h | 8000 h | 1234 h | - | 2020 h |
| 9010h | 5634 h | 8000 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014h | 5634 h | 8000 h | 1234 h | FFFFh | 0001 h |
| 901 Eh | 5634 h | 8000 h | 1234 h | FFFFh | 1038 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020h | 5634 h | 8000 h | 1234 h | 0000 h | 301 Bh |
| 9022 h | 5634 h | 8000 h | 1234 h | 0000 h | 301 hh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BNZ. B Rx, \#imm16, r8

| Instruction code | [110011000][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] | CC000000H |
| :---: | :---: | :---: |
| Argument | imm16 $=16$ bit(immediate data), r8 = 8bit(relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | If result of $(\mathrm{Rx})-\# \mathrm{imm} 16$ is $\mathrm{Z} 8=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of $(\mathrm{Rx})-\#$ imm 16 is $Z 8=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the 8 -bit operation flag (Z8) is set to 0 as the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N3) of the PSW. If Z8 is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x5634
BNZ.B Rx, \#0x1234, LA ;; NOT JUMP LA
MOV.W R1, \#0x8000
BNZ.B Rx, \#0x1234, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 5634 h | - | 1234 h | FFFFh | 0020 h |
| 9010 h | 5634 h | - | 1234 h | FFFFh | 0001 h |
| 9014 h | 5634 h | 8000 h | 1234 h | FFFFh | 1061 h |
| 901 Eh | 5634 h | 8000 h | 1234 h | FFFFh | 1038 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5634 h | 8000 h | 1234 h | 0000 h | 301 Bh |
| 9022 h | 5634 h | 8000 h | 1234 h | 0000 h | 301 Bh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BP m16, \#imm3, r12

| Instruction code |  |
| :---: | :---: |
|  | 7D00H(RAM), 7F00H(SFR) |
| Argument | $\mathrm{m} 16=16$ bit(Lower 8 bit valid for operation code), $\mathrm{imm} 3=3$ bit(bit select $)$ <br> r12 $=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & \text { if }(\mathrm{m} 16) \text { of bit } \# \mathrm{imm} 3=1 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12) \\ & \text { if }(\mathrm{m} 16) \text { of bit } \# \mathrm{imm} 3=0 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \end{aligned}$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC, if the bit indicated by immediate data designated by imm3 in the data memory location designated by m 16 , is 1 . If the bit designated by m 16 is 0,4 is added to the PC.
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m16 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m 16 with a value from 7 F 00 H to 7 FFFH .

The basic types of generated instruction code are 7 D 00 H (RAM) and 7 F 00 H (SFR), respectively, The lower-order 8 bits of m 16 are reflected in the behavior of the instruction code.
The legitimate value range designated by imm3 is from 0 to 8 h and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).
[Example]

|  | MOV.W | 0x50, \#01221 |
| :---: | :---: | :---: |
|  | MOV.W | R3, \#0FFFF |
| loop: |  |  |
|  | BP | 0x51, \#0, LA ; NOT JUMP LA |
|  | BP | 0x50, \#0, LB ;; JUMP LB |
|  | BR | loop |
| LA: |  |  |
|  | DEC | R3 |
|  | BR | loop |
| LB: |  |  |
|  | INC | R3 |
|  | NOP |  |


| PC | RAM <br> (51h) | RAM <br> $\mathbf{( 5 0 h )}$ | R3 |
| :---: | :---: | :---: | :---: |
| - | - | - | - |
| 9004 h | 12 h | 21 h | - |
| 9008 h | 12 h | 21 h | FFFFh |
|  |  |  |  |
| 900 Ch | 12 h | 21 h | FFFFh |
| 9016 h | 12 h | 21 h | FFFFh |
| - | - | - | - |
|  |  |  |  |
| - | - | - | - |
| - | - | - | - |
|  |  |  |  |
| 9018 h | 12 h | 21 h | 0000 h |
| 901 Ah | 12 h | 21 h | 0000 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BP Rd, \#imm4, r12

| Instruction code | [0000010 1][i3i2ili0d3d2d1d0][0 $000 \mathrm{rl1}$ to r8][r7 to r0] 0500H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{imm} 4=4 \mathrm{bit}(\mathrm{bit}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If (Rd) of bit \#imm4 $=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If $(\mathrm{Rd})$ of bit $\#$ imm $4=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the bit, in the contents of the general-purpose register designated by Rd, that is specified by immediate data designated by imm 4 is 1 . If the bit specified in the contents of $R d$ is 0,4 is added to the PC.
The legitimate value range designated by Rd is from R0 to R15, that by imm4 is from 0 to 0 Fh , and that by the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x0001
MOV.W R1, \#0x1234
MOV.W R2, \#0x0000
MOV.W R3, \#0xFFFF
loop:
BP R1, \#0, LA ;; NOT JUMP LA
BP R0, \#0, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002 h | 0001 h | - | - | - | 0020 h |
| 9006 h | 0001 h | 1234 h | - | - | 1020 h |
| 9008 h | 0001 h | 1234 h | 0000 h | - | 2003 h |
| 900 Ch | 0001 h | 1234 h | 0000 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9010 h | 0001 h | 1234 h | 0000 h | FFFFh | 1040 h |
| 901 Ah | 0001 h | 1234 h | 0000 h | FFFFh | 0040 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ch | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |
| 901 Eh | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## $B P R \underline{d}, R \underline{s}, \underline{r 12}$

| Instruction code | [000000111][s3s2s1s0d3d2d1d0][0000 r11 to r8][r7 to r0] 0700H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{Rs}=4 \mathrm{bit}($ bit select), r12 = 12bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If (Rd) of bit (Rs) $\& 000 \mathrm{Fh}=1$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If (Rd) of bit (Rs) $\& 000 \mathrm{Fh}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the bit, in the contents of the general-purpose register designated by Rd, that is is specified by the lower-order 4 bits of the general-purpose register designated by Rs is 1 . If the specified bit of Rd is 0,4 is added to the PC .
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 15 , and that by the relative address designated by r 12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x0001
MOV.W R1, \#0x1234
MOV.W R2, \#0x0000
MOV.W R3, \#0xFFFF
loop:
BP R1, R2, LA ; NOT JUMP LA
BP R0, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002h | 0001 h | - | - | - | 0020 h |
| 9006h | 0001 h | 1234 h | - | - | 1020 h |
| 9008 h | 0001 h | 1234 h | 0000 h | - | 2003 h |
| 900Ch | 0001 h | 1234 h | 0000 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9010h | 0001 h | 1234 h | 0000 h | FFFFh | 1040 h |
| 901 Ah | 0001 h | 1234 h | 0000 h | FFFFh | 0040 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901Ch | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |
| 901Eh | 0001 h | 1234 h | 0000 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BPL r8

| Instruction code | $\left[\begin{array}{lllll}1 & 1 & 1 & 1 & 1\end{array} 0000\right][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{0} 0]$ | D 800 H |
| :--- | :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 | If $\mathrm{S}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{S}=1$, then $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$ |
| Function |  |  |
| Affected flags |  |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the sign flag ( S ) is 0 . If the value of S is 1,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]



## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BPL Rd, \#imm8, r12

| Instruction code | [00 1 0 d2d1d0 0][i7i6i5i4i3i2ili0][1 $000 \mathrm{rl1}$ to r8][r7 to r0] | 20008000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit }(\mathrm{R} \text { select }), \text { imm } 8=8 \text { bit(immediate data }) \\ & \text { r12 }=12 \text { bit(relative address, signed) } \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) - \#imm8 is $\mathrm{S}=0$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of (Rd) - \#imm8 is $\mathrm{S}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the sign flag $(\mathrm{S})$ is set to 0 as the result of subtracting immediate data designated by imm 8 from the contents of the general-purpose register designated by Rd. If S is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 7 , that by imm8 is from 0 to FFh , and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x9876
MOV.W R1, \#0x5678
MOV.W R2, \#0x0012
MOV.W R3, \#0xFFFF
loop:
BPL R0, \#0x12, LA ; NOT JUMP LA
BPL R1, \#0x12, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 9876 h | - | - | - | 0040 h |
| 9008 h | 9876 h | 5678 h | - | - | 1000 h |
| 900Ah | 9876 h | 5678 h | 0012 h | - | 2000 h |
| 900Eh | 9876 h | 5678 h | 0012 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9012h | 9876 h | 5678 h | 0012 h | FFFFh | 0040 h |
| 901 Ch | 9876 h | 5678 h | 0012 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901Eh | 9876 h | 5678 h | 0012 h | 0000 h | 3003 h |
| 9020 h | 9876 h | 5678 h | 0012 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BPL Rg, Rs, $\underline{12}$

| Instruction code | [0000110 1][s3s2s1s0d3d2d1d0][1000r11 to r8][r7 to r0] 0D008000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), r12 = 12bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of (Rd) - (Rs) is $\mathrm{S}=0$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of (Rd) - (Rs) is $\mathrm{S}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the sign flag ( S ) is set to 0 as the result of subtracting the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd. If S is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R0 to R15, and that by the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x9876
MOV.W R1, \#0x5678
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BPL R0, R2, LA ;; NOT JUMP LA
BPL R1, R2, LB ;; JUMP LB
BR Loop
LA:
DEC R3
BR Loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 9876 h | - | - | - | 0040 h |
| 9008 h | 9876 h | 5678 h | - | - | 1000 h |
| 900 Ch | 9876 h | 5678 h | 1234 h | - | 2020 h |
| 9010 h | 9876 h | 5678 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 9876 h | 5678 h | 1234 h | FFFFh | 0060 h |
| 901 Eh | 9876 h | 5678 h | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BPL Rx, \#imm16, $\underline{8}$

| Instruction code | $[110011000][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0][\mathrm{i} 15$ to i8][i7 to i0] $\quad \mathrm{C} 8000000 \mathrm{H}$ |
| :--- | :--- | :--- |
| Argument | imm16 = 16bit(immediate data), r8 = 8bit(relative address, signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | If result of $(\mathrm{Rx})-\#$ imm16 is $\mathrm{S}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ <br> If result of (Rx) $-\#$ imm16 is $\mathrm{S}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z16}, \mathrm{CY,HC,OV,P,S}$ |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the sign flag $(\mathrm{S})$ is set to 0 as the result of subtracting immediate data designated by imm16 from the contents of the general-purpose register Rx designated indirectly by the value of bits 12 to 15 ( N 0 to N 3 ) of the PSW. If S is set to 1 as the result of the subtraction, 4 is added to the PC.
The legitimate value range designated by imm16 is from 0 to FFFFh, and that by the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]

MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R0, \#0x9876
BPL Rx, \#0x1234, LA ; NOT JUMP LA
MOV.W R1, \#0x5678
BPL Rx, \#0x1234, LB ; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | 9876 h | - | 1234 h | FFFFh | 0040 h |
| 9010 h | 9876 h | - | 1234 h | FFFFh | 0060 h |
| 9014 h | 9876 h | 5678 h | 1234 h | FFFFh | 1000 h |
| 901 Eh | 9876 h | 5678 h | 1234 h | FFFFh | 1000 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 9876 h | 5678 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## Instructions

## BR r12

| Instruction code | $[0001 \mathrm{r} 11 \mathrm{r} 10 \mathrm{r} 9 \mathrm{r} 8][\mathrm{r7r6r5r4r3r2r10} 0$ |
| :--- | :--- |
| Argument | $\mathrm{r} 12=12 \mathrm{~b} i t($ relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 |
| Function | (PC $) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 12)$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by r12 +2 to the program counter (PC) and places the result in the PC.
The legitimate value range of the relative address designated by r 12 is that of signed 12 -bit data ( -2078 to 2047).
[Example] The value of label LA is 9106 H .

| loop: | MOV.W | R3, \#0x0200 |  | PC | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | - | - | - |
|  |  |  |  | 9004h | 0200h | 3021h |
|  | BR | LA | ; JUMP LA | 9106h | 0200h | 3021h |
|  | NOP |  |  | - | - | - |
|  | NOP |  |  | - | - | - |
| LA: | . |  |  |  |  |  |
|  | . |  |  |  |  |  |
|  | . |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  | INC | R3 |  | 9108h | 0201h | 3000h |
|  | NOP |  |  | 910Ah | 0201h | 3000h |

## BR Rs

| Instruction code | $\left[\begin{array}{lllll}0 & 0 & 0 & 0 & 0\end{array} 000\right]\left[\begin{array}{lll}0 & 010 \mathrm{~s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0\end{array}\right]$ |
| :--- | :--- |
| Argument | Rs $=4$ bit(relative address, signed) |
| Word count | 1 |
| Cycle count | 2 |
| Function | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{Rs})$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address (the contents of the general-purpose register designated by Rs) +2 to the program counter (PC) and places the result in the PC
The legitimate value range odesignated by Rs is from R0 to R15, and that by the relative address (the contents of the general-purpose register designated by Rs) is that of signed 16-bit data ( -32768 to 32767 ).
[Example] The value of label LA is 9106 H .


## BRK

| Instruction code | [0000000000][0000001101] | 0005H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{PC}) \leftarrow(\mathrm{PC})$ : This instruction sequence 1 time |  |
| Affected flags |  |  |

## [Description]

This instruction halts the program counter (PC) while preserving the current CPU state. The halt state can be reset by generating an interrupt or reset.

## BV r8

| Instruction code | $[11011011][r 7 r 6 r 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8 \mathrm{bit}($ relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{OV}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the overflow flag (OS) is 1 . If the value of OV is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]

> MOV.W R2, \#0x789A

MOV.W R3, \#0xFFFF
loop:

| ADD | R2, \#0x0234 |  |
| :--- | :--- | :--- |
| BV | LA | ; NOT JUMP LA |
| ADD | R2, \#0x2345 |  |
| BV | LB | ; JUMP LB |
| BR | loop |  |

LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: |
| - | - | - | - |
| 9004 h | 789 Ah | - | 2000 h |
| 9008 h | 789 Ah | FFFFh | 3040 h |
|  |  |  |  |
| 900 Ch | 7 ACEh | FFFFh | 2000 h |
| 900 Eh | 7 ACEh | FFFFh | 2000 h |
| 9012 h | 9 E 13 h | FFFFh | 2058 h |
| 901 Ah | 9 E 13 h | FFFFh | 2058 h |
| - | - | - | - |
|  |  |  |  |
| - | - | - | - |
| - | - | - | - |
|  |  |  |  |
| 901 Ch | 9 E 13 h | 0000 h | 301 Bh |
| 901 Eh | 9 E 13 h | 0000 h | 301 Bh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BV Rd, \#imm8, r12

| Instruction code | [0 0110 d 2 d 1 d 00$][\mathrm{i}$ i6i5i4i3i2i1i0][1 011 r 11 to r8][r7 to r0] | 2000B000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit }(\mathrm{R} \text { select), imm } 8=8 \text { bit(immediate data }) \\ & \mathrm{r} 12=12 \text { bit(relative address, signed) } \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) - \#imm8 is $\mathrm{OV}=1$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of (Rd) - \#imm8 is $\mathrm{OV}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the overflow flag (OV) is set to 1 as the result of subtracting immediate data imm 8 from the contents of the general-purpose register Rd. If OV is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of Rd is from R 0 to R 7 , that of imm8 is from 0 to FFh , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x8000
MOV.W R1, \#0x5678
MOV.W R2, \#0x0012
MOV.W R3, \#0xFFFF
loop:
BV R1, \#0x12, LA ;; NOT JUMP LA
BV R0, \#0x12, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004h | 8000 h | - | - | - | 0061 h |
| 9008h | 8000 h | 5678 h | - | - | 1000 h |
| 900 Ah | 8000 h | 5678 h | 0012 h | - | 2000 h |
| 900Eh | 8000 h | 5678 h | 0012 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9012h | 8000 h | 5678 h | 0012 h | FFFFh | 1000 h |
| 901 Ch | 8000 h | 5678 h | 0012 h | FFFFh | 0038 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Eh | 8000 h | 5678 h | 0012 h | 0000 h | 301 Bh |
| 9020 h | 8000 h | 5678 h | 0012 h | 0000 h | 301 Bh |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BV Rd, Rs, r12

| Instruction code |  |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{r} 12=12 \mathrm{bit}($ relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{OV}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the overflow flag (OV) is set to 1 as the result of subtracting the contents of the general-purpose register Rs from the contents of the general-purpose register Rd. If OV is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of Rd is from R 0 to R 15 , that of Rs is from R 0 to R 15 , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x 89 AB
MOV.W R1, \#0x5678
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BV R1, R2, LA ; NOT JUMP LA
BV R0, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 89 ABh | - | - | - | 0040 h |
| 9008 h | 89 ABh | 5678 h | - | - | 1000 h |
| 900 Ch | 89 ABh | 5678 h | 1234 h | - | 2020 h |
| 9010 h | 89 ABh | 5678 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 89 ABh | 5678 h | 1234 h | FFFFh | 1000 h |
| 901 Eh | 89 ABh | 5678 h | 1234 h | FFFFh | 0010 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 89 ABh | 5678 h | 1234 h | 0000 h | 3013 h |
| 9022 h | 89 ABh | 5678 h | 1234 h | 0000 h | 3013 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BV Rx, \#imm16, r8

| Instruction code | $[11001011][r 7 \mathrm{r} 6 \mathrm{r} 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0][\mathrm{i} 15$ to i8][i7 to i0] $\quad \mathrm{CB} 000000 \mathrm{H}$ |  |
| :--- | :--- | :--- |
| Argument | imm16 = 16bit(immediate data), r8 = 8bit(relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | If result of $(\mathrm{Rx})-\#$ imm16 is $\mathrm{OV}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ <br> If result of $(\mathrm{Rx})-\#$ imm16 is OV $=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}$ |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the overflow flag (OV) is set to 1 as the result of subtracting immediate data imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW. If OV is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of imm16 is from 0 to FFFFh, and that of the relative address designated by $r 8$ is that of signed 8 -bit data (-128 to 127).

## [Example]

MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R1, \#0x5678
BV Rx, \#0x 1234, LA ; NOT JUMP LA
MOV.W R0, \#0x8000
BV Rx, \#0x1234, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900Ch | - | 5678 h | 1234 h | FFFFh | 1000 h |
| 9010 h | - | 5678 h | 1234 h | FFFFh | 1000 h |
| 9014 h | 8000 h | 5678 h | 1234 h | FFFFh | 0061 h |
| 901 Eh | 8000 h | 5678 h | 1234 h | FFFFh | 0038 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 8000 h | 5678 h | 1234 h | 0000 h | 301 Bh |
| 9022 h | 8000 h | 5678 h | 1234 h | 000 h | 301 Bh |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BZ r8

| Instruction code |  | DF00H |
| :---: | :---: | :---: |
| Argument | r8 = 8bit(relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \text { If Z16 }=1 \text {, then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8) \\ & \text { If } \mathrm{Z} 16=0, \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the 16 -bit operation flag $(\mathrm{Z} 16)$ is 1 . If the value of Z 16 is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).

## [Example]



## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BZ Rd, \#imm8, r12

| Instruction code | [0 010 d 2 d 1 d 000$][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{i} 1 \mathrm{i} 0][1111 \mathrm{rl1}$ to r8][r7 to r0] | 2000F000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \text { Rd }=3 \text { bit }(\text { R select }), \text { imm } 8=8 \text { bit(immediate data }) \\ & \text { r12 }=12 \text { bit(relative address, signed }) \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) $-\# \mathrm{imm} 8$ is $\mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of $(\mathrm{Rd})-\# \mathrm{imm} 8$ is $\mathrm{Z} 16=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the 16 -bit operation flag (Z16) is set to 1 as the result of subtracting immediate data imm8 from the contents of the general-purpose register Rd. If Z16 is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of Rd is from R 0 to R 7 , that of imm8 is from 0 to FFh , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x0034
MOV.W R1, \#0x8234
MOV.W R2, \#0x0034
MOV.W R3, \#0xFFFF
loop:
BZ R1, \#0x34, LA ;; NOT JUMP LA
BZ R0, \#0x34, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9002h | 0034 h | - | - | - | 0020 h |
| 9006h | 0034 h | 8234 h | - | - | 1060 h |
| 9008h | 0034 h | 8234 h | 0034 h | - | 2020 h |
| 900Ch | 0034 h | 8234 h | 0034 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9010h | 0034 h | 8234 h | 0034 h | FFFFh | 1041 h |
| 901 Ah | 0034 h | 8234 h | 0034 h | FFFFh | 0003 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 901 Ch | 0034 h | 8234 h | 0034 h | 0000 h | 3003 h |
| 901Eh | 0034 h | 8234 h | 0034 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BZ Rg, Rs, r12

| Instruction code | [00001110 1][s3s2s1s0d3d2d1d0][11111r11 to r8][r7 to r0] 0D00F000H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), r12 $=12 \mathrm{bit}$ (relative address, signed) |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{Z} 16=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{Z} 16=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |

## [Description]

This instruction adds the value of the relative address designated by r12 +4 to the program counter (PC) and places the result in the PC if the 16 -bit operation flag (Z16) is set to 1 as the result of subtracting the contents of the general-purpose register Rs from the contents of the general-purpose register Rd. If Z16 is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of Rd is from R 0 to R 15 , that of Rs is from R 0 to R 15 , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x1234
MOV.W R1, \#0x8234
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BZ R1, R2, LA ;; NOT JUMP LA
BZ R0, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 1234 h | - | - | - | 0020 h |
| 9008 h | 1234 h | 8234 h | - | - | 1060 h |
| 900 Ch | 1234 h | 8234 h | 1234 h | - | 2020 h |
| 9010 h | 1234 h | 8234 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 1234 h | 8234 h | 1234 h | FFFFh | 1031 h |
| 901 Eh | 1234 h | 8234 h | 1234 h | FFFFh | 0003 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 1234 h | 8234 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 1234 h | 8234 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## Instructions

## BZ Rx, \#imm16, r8

| Instruction code | [110001111][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] | CF000000H |
| :---: | :---: | :---: |
| Argument | imm16 = 16bit(immediate data), r8 = 8bit(relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | If result of (Rx) - \#imm16 is $\mathrm{Z} 16=1$, then (PC) $\leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ <br> If result of $(\mathrm{Rx})-\#$ imm16 is $\mathrm{Z} 16=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the 16 -bit operation flag (Z16) is set to 1 as the result of subtracting immediate data imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N 3 ) of the PSW. If Z16 is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of imm16 is from 0 to FFFFh, and that of the relative address designated by $r 8$ is that of signed 8 -bit data ( -128 to 127).

## [Example]

MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R1, \#0x8234
BZ Rx, \#0x1234, LA ; NOT JUMP LA
MOV.W R0, \#0x 1234
BZ Rx, \#0x1234, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900 Ch | - | 8234 h | 1234 h | FFFFh | 1060 h |
| 9010 h | - | 8234 h | 1234 h | FFFFh | 1031 h |
| 9014 h | 1234 h | 8234 h | 1234 h | FFFFh | 0030 h |
| 901 Eh | 1234 h | 8234 h | 1234 h | FFFFh | 0003 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 1234 h | 8234 h | 1234 h | 0000 h | 3003 h |
| 9020 h | 1234 h | 8234 h | 1234 h | 000 h | 3003 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## BZ. B r8

| Instruction code | $[11011110][r 7 r 6 r 5 \mathrm{r} 4 \mathrm{r} 3 \mathrm{r} 2 \mathrm{r} 1 \mathrm{r} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{r} 8=8$ bit(relative address, signed $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | If $\mathrm{Z} 8=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 8)$ <br> If $\mathrm{Z} 8=0$, then $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+2$ to the program counter (PC) and places the result in the PC if the value of the 8 -bit operation flag ( Z 8 ) is 1 . If the value of Z 8 is 0,2 is added to the PC.
The legitimate value range of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127 ).
[Example]


## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BZ. B Rd, \#imm8, r12

| Instruction code | [0 0110 d 2 d 1 d 000 0][i7i6i5i4i3i2ili0][11 110 r 11 to r8][r7 to r0] | 2000E000H |
| :---: | :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{Rd}=3 \text { bit }(\mathrm{R} \text { select }), \text { imm } 8=8 \text { bit(immediate data) } \\ & \mathrm{r} 12=12 \text { bit(relative address, signed) } \\ & \hline \end{aligned}$ |  |
| Word count | 2 |  |
| Cycle count | 2 or 3 |  |
| Function | If result of (Rd) - \#imm8 is $\mathrm{Z} 8=1$, then $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 12)$ <br> If result of (Rd) - \#imm8 is $\mathrm{Z8}=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S, N0 to N3 |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the 8 -bit operation flag (Z8) is set to 1 as the result of subtracting immediate data imm8 from the contents of the general-purpose register Rd. If Z8 is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of Rd is from R 0 to R 7 , that of imm 8 is from 0 to FFh , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x5634
MOV.W R1, \#0x8000
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BZ.B R1, \#0x34, LA ;; NOT JUMP LA
BZ.B R0, \#0x34, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 5634 h | - | - | - | 0020 h |
| 9008 h | 5634 h | 8000 h | - | - | 1061 h |
| 900 Ch | 5634 h | 8000 h | 1234 h | - | 2020 h |
| 9010 h | 5634 h | 8000 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 5634 h | 8000 h | 1234 h | FFFFh | 1038 h |
| 901 h | 5634 h | 8000 h | 1234 h | FFFFh | 0001 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5634 h | 8000 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 5634 h | 8000 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## $B Z . B \quad R \underline{d}, R \underline{s}, \underline{12}$

| Instruction code | $[00001101][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0][1110 \mathrm{rl1}$ to r8][r7 to r0] $\quad$ 0D00E000H |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), Rs $=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}, \mathrm{r12=12bit(relative} \mathrm{address}, \mathrm{signed)}$ |
| Word count | 2 |
| Cycle count | 2 or 3 |
| Function | If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{Z} 8=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{rr12})$ <br> If result of $(\mathrm{Rd})-(\mathrm{Rs})$ is $\mathrm{Z} 8=0$, then $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 12+4$ to the program counter (PC) and places the result in the PC if the 8 -bit operation flag (Z8) is set to 1 as the result of subtracting the contents of the general-purpose register Rs from the contents of the general-purpose register Rd. If Z8 is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of Rd is from R 0 to R 15 , that of Rs is from R 0 to R 15 , and that of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).

## [Example]

MOV.W R0, \#0x5634
MOV.W R1, \#0x8000
MOV.W R2, \#0x1234
MOV.W R3, \#0xFFFF
loop:
BZ.B R1, R2, LA ;; NOT JUMP LA
BZ.B R0, R2, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | 5634 h | - | - | - | 0020 h |
| 9008h | 5634 h | 8000 h | - | - | 1061 h |
| 900 Ch | 5634 h | 8000 h | 1234 h | - | 2020 h |
| 9010 h | 5634 h | 8000 h | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 9014 h | 5634 h | 8000 h | 1234 h | FFFFh | 1038 h |
| 901 Eh | 5634 h | 8000 h | 1234 h | FFFFh | 0001 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020 h | 5634 h | 8000 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 5634 h | 8000 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 3 cycles to execute if the conditions are met.

## BZ. B Rx, \#imm16, r8

| Instruction code | [1110011110][r7r6r5r4r3r2r1r0][i15 to i8][i7 to i0] | CE000000H |
| :---: | :---: | :---: |
| Argument | imm16 $=16 \mathrm{bit}$ (immediate data), $\mathrm{r} 8=8$ bit(relative address, signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | If result of $(\mathrm{Rx})-\# \mathrm{imm} 16$ is $\mathrm{Z8}=1$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \pm(\mathrm{r} 8)$ If result of $(\mathrm{Rx})-\# \mathrm{imm} 16$ is $\mathrm{Z} 8=0$, then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, CY, HC, OV, P, S |  |

## [Description]

This instruction adds the value of the relative address designated by $\mathrm{r} 8+4$ to the program counter (PC) and places the result in the PC if the 8-bit operation flag (Z8) is set to 1 as the result of subtracting immediate data imm16 from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N 3 ) of the PSW. If Z8 is set to 0 as the result of the subtraction, 4 is added to the PC.
The legitimate value range of imm16 is from 0 to FFFFh, and that of the relative address designated by r 8 is that of signed 8 -bit data ( -128 to 127).

## [Example]

MOV.W R2, \#0x 1234
MOV.W R3, \#0xFFFF
loop:
MOV.W R1, \#0x8000
BZ.B Rx, \#0x1234, LA ;; NOT JUMP LA
MOV.W R0, \#0x5634
BZ.B Rx, \#0x1234, LB ;; JUMP LB
BR loop
LA:
DEC R3
BR loop
LB:
INC R3
NOP

| PC | R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 9004 h | - | - | 1234 h | - | 2020 h |
| 9008 h | - | - | 1234 h | FFFFh | 3040 h |
|  |  |  |  |  |  |
| 900Ch | - | 8000 h | 1234 h | FFFFh | 1061 h |
| 9010 h | - | 8000 h | 1234 h | FFFFh | 1038 h |
| 9014h | 5634 h | 8000 h | 1234 h | FFFFh | 0038 h |
| 901 Eh | 5634 h | 8000 h | 1234 h | FFFFh | 0001 h |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| - | - | - | - | - | - |
| - | - | - | - | - | - |
|  |  |  |  |  |  |
| 9020h | 5634 h | 8000 h | 1234 h | 0000 h | 3003 h |
| 9022 h | 5634 h | 8000 h | 1234 h | 0000 h | 3003 h |

## <Note>

This instruction takes 4 cycles to execute if the conditions are met.

## CALL Rb, Ŕs

| Instruction code | [0000000000][101b0 s3s2s1s0] | 00A0H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rb}=1 \mathrm{bit}$ (absolute address), Rs = 4bit(absolute address) |  |
| Word count | 1 |  |
| Cycle count | 4 |  |
| Function | $\begin{gathered} \hline(\mathrm{SP}) \leftarrow(\mathrm{SP})+4:[\mathrm{SP}+1, \mathrm{SP}] \leftarrow(\mathrm{PC} \& 0000 \mathrm{FFFFh}), \\ {[\mathrm{SP}+3, \mathrm{SP}+2] \leftarrow(\mathrm{PC} \& \mathrm{FFFF} 0000 \mathrm{~h})} \\ (\mathrm{PC}) \leftarrow(\mathrm{Rb} \ll 16+\mathrm{Rs}) \end{gathered}$ |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this CALL instruction (return address) in the data memory location (RAM) designated by the stack pointer (SP) and increments the SP. Finally, the instruction places the absolute address (of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register $(\mathrm{Rb})$ and the lower-order 16 bits are the contents of Rs ) in the program counter (PC).
The legitimate values of Rb is R 8 and R 9 , and the legitimate value range of Rs is from R 0 to R 15 .
[Example] The value of label LA is 910AH.

MOV.W R15, \#0x0000
MOV.W R3, \#0x910A
MOV.W R8, \#0x0000
loop:


## Instructions

## CALLF $\mathbf{a 2 4}$

| Instruction code | [0000000 1][a7a6a5a4a3a2a1a0][a23 to a16][a15 to a8] | 0100H |
| :---: | :---: | :---: |
| Argument | a24 $=24 \mathrm{bit}$ (absolute address) |  |
| Word count | 2 |  |
| Cycle count | 4 |  |
| Function | $\begin{aligned} & \hline(\mathrm{SP}) \leftarrow(\mathrm{SP})+4:[\mathrm{SP}+1, \mathrm{SP}] \leftarrow(\mathrm{PC} \& 0000 \mathrm{FFFFh}), \\ & \\ & \quad[\mathrm{SP}+3, \mathrm{SP}+2] \leftarrow(\mathrm{PC} \& F F F F 0000 \mathrm{~h}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{a} 24) \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this CALL instruction (return address) in the data memory location (RAM) designated by the stack pointer (SP) and increments the SP. Finally, the instruction places the absolute address (a24) in the program counter (PC).
The legitimate value range of a 24 is from 0 to FF__FFFFh
[Example] The value of label LA is 910AH.

MOV.W R15, \#0x0000
MOV.W R3, \#0xFFFF
loop:
CALLF LA
INC R3
NOP

LA:
INC R3
RET
;; CALL LA

| PC | RAM <br> (00h) | RAM <br> $\mathbf{( 0 1 h})$ | RAM <br> $\mathbf{( 0 2 h})$ | RAM <br> $\mathbf{( 0 3 h})$ | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| 9004 h | - | - | - | - | - | F003h | 0000 h |
| 9008h | - | - | - | - | FFFFh | 3040 h | 0000 h |
|  |  |  |  |  |  |  |  |
| 910Ah | 0 Ch | 90 h | 00 h | 00 h | FFFFh | 3040 h | 0004 h |
| 900Eh | 0 Ch | 90 h | 00 h | 00 h | 0001 h | 3020 h | 0000 h |
| 9010h | 0 Ch | 90 h | 00 h | 00 h | 0001 h | 3020 h | 0000 h |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 910Ch | 0 Ch | 90 h | 00 h | 00 h | 0000 h | 3003 h | 0004 h |
| 900 Ch | 0 Ch | 90 h | 00 h | 00 h | 0000 h | 3003 h | 0000 h |

## CALLR r12

| Instruction code | [0 $0001 \mathrm{rl1r10r9r8][r7r6r5r4r3r2r11]}$ | 1001H |
| :---: | :---: | :---: |
| Argument | r12 $=12 \mathrm{bit}$ (relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 4 |  |
| Function | $\begin{gathered} \hline(\mathrm{SP}) \leftarrow(\mathrm{SP})+4:[\mathrm{SP}+1, \mathrm{SP}] \leftarrow(\mathrm{PC} \& 0000 \mathrm{FFFFh}), \\ {[\mathrm{SP}+3, \mathrm{SP}+2] \leftarrow(\mathrm{PC} \& \mathrm{FFFF} 0000 \mathrm{~h})} \\ (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{r} 12) \end{gathered}$ |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this CALL instruction (return address) in the data memory location (RAM) designated by the stack pointer (SP) and increments the SP. Finally, the instruction adds the value of the relative address ( r 12 ) +2 to the program counter $(\mathrm{PC})$ and places the result in the PC.
The legitimate value range of the relative address designated by r12 is that of signed 12-bit data (-2048 to 2047).
[Example] The value of label LA is 910AH.

|  |  | PC | $\begin{aligned} & \text { RAM } \\ & (00 \mathrm{~h}) \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (01 h) \end{array}$ | $\begin{array}{\|l} \hline \text { RAM } \\ (02 \mathrm{~h}) \end{array}$ | $\begin{aligned} & \text { RAM } \\ & (03 \mathrm{~h}) \end{aligned}$ | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - | - |
| MOV.W | R15, \#0x0000 | 9004h | - | - | - | - | - | F003h | 0000h |
| MOV.W | R3, \#0xFFFF | 9008h | - | - | - | - | FFFFh | 3040h | 0000h |
| loop: |  |  |  |  |  |  |  |  |  |
| CALLR | LA ; CALL LA | 910Ah | 0Ah | 90h | 00h | 00h | FFFFh | 3040h | 0004h |
| INC | R3 | 900Ch | 0Ah | 90h | 00h | 00h | 0001h | 3020h | 0000h |
| NOP |  | 900 Eh | 0Ah | 90h | 00h | 00h | 0001h | 3020h | 0000h |
| . |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |
| LA: |  |  |  |  |  |  |  |  |  |
| INC | R3 | 910Ch | 0Ah | 90h | 00h | 00h | 0000h | 3003h | 0004h |
| RET |  | 900Ah | 0Ah | 90h | 00h | 00h | 0000h | 3003h | 0000h |

## <Note>

The value of the relative address (r) is valid if it is in the value range of signed 12-bit data ( -2048 to +2047 ).

## Instructions

## CALLR Rs

| Instruction code | [00000000000][00001s3s2s1s0] | 0010H |
| :---: | :---: | :---: |
| Argument | Rs $=4 \mathrm{bit}$ (relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 4 |  |
| Function | $\begin{gathered} \hline(\mathrm{SP}) \leftarrow(\mathrm{SP})+4:[\mathrm{SP}+1, \mathrm{SP}] \leftarrow(\mathrm{PC} \& 0000 \mathrm{FFFFh}), \\ {[\mathrm{SP}+3, \mathrm{SP}+2] \leftarrow(\mathrm{PC} \& \mathrm{FFFF} 0000 \mathrm{~h})} \\ (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{Rs}) \end{gathered}$ |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this CALL instruction (return address) in the data memory location (RAM) designated by the stack pointer (SP) and increments the SP. Finally the instruction adds the value of the relative address (the contents of the general-purpose register Rs) +2 to the program counter (PC) and places the result in the PC.
The legitimate value range of Rs is from R0 to R15.
[Example] The value of label LA is 910AH.

|  |  |  |  | PC | $\begin{array}{\|l\|} \hline \text { RAM } \\ (00 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (01 \mathrm{~h}) \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (02h) } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (03 \mathrm{~h}) \end{array}$ | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | - | - | - | - | - | - | - | - |
|  | MOV.W | R15, \#0x0000 |  | 9004h | - | - | - | - | - | F003h | 0000h |
|  | MOV.W | R3, \#0x0100 |  | 9008h | - | - | - | - | 0100h | 3021h | 0000h |
| loop: |  |  |  |  |  |  |  |  |  |  |  |
|  | CALLR | R3 | ;; CALL LA | 910Ah | 0Ah | 90h | 00h | 00h | 0100h | 3021h | 0004h |
|  | INC | R3 |  | 900 Ch | 0Ah | 90h | 00h | 00h | 0102h | 3000h | 0000h |
|  | NOP |  |  | 900Eh | 0Ah | 90h | 00h | 00h | 0102h | 3000h | 0000h |
|  | . |  |  |  |  |  |  |  |  |  |  |
|  | . |  |  |  |  |  |  |  |  |  |  |
|  | . |  |  |  |  |  |  |  |  |  |  |
| LA: |  |  |  |  |  |  |  |  |  |  |  |
|  | INC | R3 |  | 910Ch | 0Ah | 90h | 00h | 00h | 0101h | 3000h | 0004h |
|  | RET |  |  | 900 Ah | 0Ah | 90h | 00h | 00h | 0101h | 3000h | 0000h |

## <Note>

The value of the relative address (Rs) is valid if it is in the value range of signed 16-bit data ( -32768 to +32767).

## CBW Rd

| Instruction code | $\left[\begin{array}{llll\|}0 & 0110000\end{array}\right]\left[\begin{array}{ll}1 & 010 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]\end{array}\right.$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | if $(\mathrm{Rd})$ of bit7 $=1$, then $\operatorname{Hibyte}(\mathrm{Rd})=\mathrm{FFh}$ <br> if (Rd) $)$ of bit $7=0$, then Hibyte $(\mathrm{Rd})=00 \mathrm{~h}$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction extends arithmetic 8 -bit data into 16 -bit data regarding bit 7 of the general-purpose register Rd as the sign bit.
The legitimate value range of Rd is from R0 to R15.

## [Example]

MOV.W R0, \#0x 2345
MOV.W R1, \#0xFEDC
MOV.W R2, \#0x8888
MOV.W R3, \#0x5500
CBW R0
CBW R1
CBW R2
CBW R3

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 2345h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 2345h | FEDCh | - | - | 1 | 0 | 0 | 0 | 1 |
| 2345h | FEDCh | 8888 h | - | 2 | 0 | 0 | 0 | 1 |
| 2345h | FEDCh | 8888 h | 5500 h | 3 | 1 | 0 | 0 | 0 |
| 0045h | FEDCh | 8888 h | 5500 h | 0 | 0 | 0 | 1 | 0 |
| 0045h | FFDCh | 8888h | 5500h | 1 | 0 | 0 | 1 | 1 |
| 0045h | FFDCh | FF88h | 5500h | 2 | 0 | 0 | 0 | 1 |
| 0045h | FFDCh | FF88h | 0000h | 3 | 1 | 1 | 0 | 0 |

## <Note>

The higher-order 8 bits are set to FFH if bit 7 of Rd is 1 and to 00 H if bit 7 is 0 .

## Instructions

## CLR1 m16, \#imm3

| Instruction code | $[111 \mathrm{X}$ i2i1i0 0][m7m6m5m4m3m2m1m0] E000H(RAM), F000H(SFR) |
| :--- | :--- |
| Argument | $\mathrm{m} 16=16 \mathrm{bit}($ Lower 8 bit valid for operation code), imm3 = 3bit(bit select) |
| Word count | 1 |
| Cycle count | 2 |
| Function | $(\mathrm{m} 16)$ of bit \#imm3 $\leftarrow 0,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z}, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction zero clears the bit designated by immediate data imm3 in the data memory location m16.
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m 16 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7FFFH.

The basic types of generated instruction code are E000H (RAM) and F000H (SFR), respectively, The lower-order 8 bits of m16 are reflected in the behavior of the instruction code.
The legitimate value range of imm 3 is from 0 to 7 h .

## [Example]

MOV.B 0x50, \#0xFF
MOV.B 0x51, \#0x33
MOV.B 0x52, \#0x00
MOV.B 0x53, \#0x54
CLR1 0x50, \#0x02
CLR1 0x51, \#0x00
CLR1 0x52, \#0x04
CLR1 0x53, \#0x04

| RAM <br> (50h) | RAM <br> (51h) | RAM <br> (52h) | RAM <br> (53h) | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| FFh | - | - | - | 0 | 0 | 0 | 1 |
| FFh | 33 h | - | - | 0 | 0 | 0 | 0 |
| FFh | 33 h | 00 h | - | 1 | 1 | 0 | 0 |
| FFh | 33 h | 00 h | 54 h | 0 | 0 | 1 | 0 |
| FBh | 33 h | 00 h | 54 h | 0 | 0 | 1 | 1 |
| FBh | 32 h | 00 h | 54 h | 0 | 0 | 1 | 0 |
| FBh | 32 h | 00 h | 54 h | 1 | 1 | 0 | 0 |
| FBh | 32 h | 00 h | 44 h | 0 | 0 | 0 | 0 |

## CLR1 Rd, \#imm4

$\left.\left.\begin{array}{|l|l|}\hline \text { Instruction code } & {\left[\begin{array}{lllll|}0 & 0 & 0 & 1 & 0\end{array} 000\right][i 3 i 2 i 1 i 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]}\end{array}\right] 0800 \mathrm{H}\right]$.

## [Description]

This instruction zero clears the bit designated by immediate data imm4 in the general-purpose register Rd. The legitimate value range of Rd is from R0 to R15 and that of im4 from 0 to F.

## [Example]

MOV.W R0, \#0xFFFF
MOV.W R1, \#0x0001
MOV.W R2, \#0x0000
MOV.W R3, \#0x7654
CLR1 R0, \#0x01
CLR1 R1, \#0x00
CLR1 R2, \#0x04
CLR1 R3, \#0x0D

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| FFFFh | - | - | - | 0 | 0 | 0 | 0 | 1 |
| FFFFh | 0001 h | - | - | 1 | 0 | 0 | 1 | 0 |
| FFFFh | 0001h | 0000 h | - | 2 | 1 | 1 | 0 | 0 |
| FFFFh | 0001 h | 0000h | 7654 h | 3 | 0 | 0 | 0 | 0 |
| FFFDh | 0001h | 0000h | 7654 h | 0 | 0 | 0 | 1 | 1 |
| FFFDh | 0000h | 0000h | 7654 h | 1 | 1 | 1 | 0 | 0 |
| FFFDh | 0000h | 0000h | 7654 h | 2 | 1 | 1 | 0 | 0 |
| FFFDh | 0000 h | 0000h | 5654 h | 3 | 0 | 0 | 1 | 0 |

## Instructions

## CLR1 Rg, Ŕs

| Instruction code | $[00001010][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{bit}$ select $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd})$ of bit $(\mathrm{Rs}) \& 000 \mathrm{Fh} \leftarrow 0,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction zero clears the bit designated by the lower-order 4 bits of the general-purpose register Rs in the general-purpose register Rd.
The legitimate value range of Rd is from R 0 to R 15 and that of Rd from R 0 to R 15 .

## [Example]

MOV.W
R0, \#0xFFFF
MOV.W
R1, \#0x0001
MOV.W
R2, \#0x0000
MOV.W
R3, \#0x7654
CLR1
R0, R1

CLR1
R1, R2
CLR1 R2, R3
CLR1 R3, R0

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| FFFFh | - | - | - | 0 | 0 | 0 | 0 | 1 |
| FFFFh | 0001h | - | - | 1 | 0 | 0 | 1 | 0 |
| FFFFh | 0001h | 0000 h | - | 2 | 1 | 1 | 0 | 0 |
| FFFFh | 0001 h | 0000 h | 7654h | 3 | 0 | 0 | 0 | 0 |
| FFFDh | 0001h | 0000h | 7654h | 0 | 0 | 0 | 1 | 1 |
| FFFDh | 0000 h | 0000h | 7654h | 1 | 1 | 1 | 0 | 0 |
| FFFDh | 0000h | 0000h | 7654h | 2 | 1 | 1 | 0 | 0 |
| FFFDh | 0000 h | 0000h | 5654h | 3 | 0 | 0 | 1 | 0 |

## DEC Rd[,\#imm2]

| Instruction code | $\left[\begin{array}{llllll\|}0 & 1 & 1 & 0 & 0 & 0\end{array} 0\right]\left[\begin{array}{lll}0 & 1 & \mathrm{i} 1 \mathrm{i} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]\end{array}\right.$ |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 2=2 \mathrm{bit}(\mathrm{immediate}$ data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-\# \mathrm{Hmm} 2-1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction subtracts the value of immediate data imm $2+1$ from the contents of the general-purpose register Rd and places the result in Rd.
The legitimate value range of Rd is from R0 to R 15 and that of imm 2 from 0 to 3 .

## [Example]

MOV.W
R0, \#0x 1234
MOV.W R1, \#0x0000
MOV.W R2, \#0x0003
MOV.W R3, \#0x8765
DEC R0
DEC R0,\#0
DEC R1,\#1
DEC R2, \#2
DEC R3, \#3

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 1234h | - | - | - | 0 | 0 | 0 | 1 | 0 |
| 1234h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| 1234h | 0000 h | 0003h | - | 2 | 0 | 0 | 0 | 0 |
| 1234h | 0000h | 0003h | $8765 h$ | 3 | 0 | 0 | 0 | 1 |
| 1233h | 0000h | 0003h | 8765 h | 0 | 0 | 0 | 0 | 0 |
| 1232h | 0000h | 0003h | 8765 h | 0 | 0 | 0 | 1 | 0 |
| 1232h | FFFEh | 0003h | 8765 h | 1 | 0 | 0 | 1 | 1 |
| 1232h | FFFEh | 0000h | 8765 h | 2 | 1 | 1 | 0 | 0 |
| 1232h | FFFEh | 0000h | 8761 h | 3 | 0 | 0 | 1 | 1 |

## <Note>

imm 2 is assumed to be 0 if the immediate data (imm2) is omitted.

## Instructions

## DIV

| Instruction code |  | 00C0H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 18 cycles |  |
| Function | (R0: quotient)...(R1: remainder) $\leftarrow(\mathrm{R} 0) \div(\mathrm{R} 2),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S CY, HC, OV, and N0 to N3 all cleared |  |

## [Description]

This instruction places the result of dividing the contents of the general-purpose register R0 by the contents of R2 and places the quotient in R0 and the remainder in R1.
No valid result is guaranteed if the value of R2 is 0 .

## [Example]

$$
\begin{array}{ll}
\text { MOV.W } & \text { R0, \#0x89AB } \\
\text { MOV.W } & \text { R1, \#0x5678 } \\
\text { MOV.W } & \text { R2, \#0x1234 } \\
\text { MOV.W } & \text { R3, \#0xDEF0 } \\
\text { DIV } &
\end{array}
$$

| R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| 89 ABh | - | - | - | 0040 h |
| 89 ABh | 5678 h | - | - | 1000 h |
| 89 ABh | 5678 h | 1234 h | - | 2020 h |
| 89 ABh | 5678 h | 1234 h | DEF0h | 3040 h |
| 0007 h | 0 A 3 Fh | 1234 h | DEF0h | 0020 h |

## <Note>

The flags (Z8, Z16, P, and S) are affected by the contents of R0 (quotient).

## DIVLH

| Instruction code | [0000000000][111100000] | 00E0H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 18 cycles |  |
| Function | (R0: quotient)...(R1: remainder) ¢( $\mathrm{R} 1 \ll 16+\mathrm{R} 0) \div(\mathrm{R} 2),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S CY, HC, OV, and N0 to N3 all cleared |  |

## [Description]

This instruction places the result of dividing unsigned 32-bit data ( $\mathrm{R} 1 \ll 16+\mathrm{R} 0$ ) by the contents of R 2 in R0 and the remainder in R1.
No valid result is guaranteed if the value of $R 2$ is 0 or $R 1 \geqq R 2$.

## [Example]

$$
\begin{array}{ll}
\text { MOV.W } & \mathrm{R} 0, \# 0 \times 89 \mathrm{AB} \\
\text { MOV.W } & \mathrm{R} 1, \# 0 \times 5678 \\
\text { MOV.W } & \mathrm{R} 2, \# 0 \times 1234 \\
\text { MOV.W } & \mathrm{R} 3, \# 0 \times D E F 0 \\
\text { DIVLH } & \\
\text { MOV.W } & \text { R0, \#0xFFFF } \\
\text { MOV.W } & \mathrm{R} 1, \# 0 \times 2 \mathrm{FFF} \\
\text { MOV.W } & \text { R2, \#0x0000 } \\
\text { DIVLH } & \\
\text { MOV.W } & \text { R0, \#0x5555 } \\
\text { DIVLH } &
\end{array}
$$

| R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| 89 ABh | - | - | - | 0040 h |
| 89 ABh | 0567 h | - | - | 1020 h |
| 89 ABh | 0567 h | 1234 h | - | 2020 h |
| 89ABh | 0567 h | 1234h | DEF0h | 3040 h |
| 4C01h | 0777 h | 1234h | DEF0h | 0000 h |
| FFFFh | 0777 h | 1234h | DEF0h | 0040 h |
| FFFFh | 2FFFh | 1234h | DEF0h | 1020h |
| FFFFh | 2FFFh | F000h | DEF0h | 2041 h |
| 3333h | 2FFFh | F000h | DEF0h | 0000 h |
| 5555h | 2FFFh | F000h | DEF0h | 0000 h |
| 3332h | 7555 h | F000h | DEF0h | 0020 h |

## <Note>

The flags (Z8, Z16, P, and S) are affected by the contents of R0 (quotient).

## HALT

| Instruction code |  | 0008H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | HALT mode, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags |  |  |

## [Description]

The CPU enters the HALT mode after executing the HALT instruction.

## HOLD

| Instruction code |  | 000AH |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | HOLD mode, (PC) ¢(PC)+2 |  |
| Affected flags |  |  |

## [Description]

The CPU enters the HOLD mode after executing the HOLD instruction.

## HOLDX

| Instruction code |  | 000BH |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | HOLDX mode, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags |  |  |

## [Description]

The CPU enters the HOLDX mode after executing the HOLDX instruction.

## ICALL R무, Ŕs

| Instruction code | [0000000000][0111b0 s3s2s1s0] | 0060H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rb}=1$ bit(absolute address), $\mathrm{Rs}=4 \mathrm{bit}$ (absolute address) |  |
| Word count | 1 |  |
| Cycle count | 4 |  |
| Function | $\begin{aligned} & \hline(\mathrm{SP}) \leftarrow(\mathrm{SP})+6:[\mathrm{SP}+1, \mathrm{SP}] \leftarrow(\mathrm{PC} \& 0000 \mathrm{FFFFh}), \\ & \quad[\mathrm{SP}+3, \mathrm{SP}+2] \leftarrow(\mathrm{PC} \& \mathrm{FFFF} 0000 \mathrm{~h}),[\mathrm{SP}+5, \mathrm{SP}+4] \leftarrow(\mathrm{PSW}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{Rb} \ll 16+\mathrm{Rs}) \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this ICALL instruction (return address) and the contents of the program status word (PSW) in the data memory locations (RAM) designated by the stack pointer (SP) and increments the SP. Finally, the instruction places the absolute address (of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register $(\mathrm{Rb})$ and the lower-order 16 bits are the contents of Rs) in the program counter (PC).

The legitimate values of Rb is R 8 and R 9 , and the legitimate value range of Rs is from R 0 to R 15 .
[Example] The value of label LA is 910AH.

|  |  | PC | $\begin{array}{\|l\|} \hline \text { RAM } \\ (00 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (01 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (02 h) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (03 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (04 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (05 h) \end{array}$ | R3 | R8 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - | - |
| MOV.W | R15, \#0x0000 | 9004h | - | - | - | - | - | - |  | - | F003h | 0000h |
| MOV.W | R3, \#0x910A | 9008h |  |  |  |  |  |  | 910Ah |  | 3060h | 0000h |
| MOV.W | R8, \#0x0000 | 900Ch | - | - | - | - | - | - | 910Ah | 0000h | 8003h | 0000h |
| loop: |  |  |  |  |  |  |  |  |  |  |  |  |
| ICALL | R8, R3; CALL LA | 910Ah | 0Eh | 90h | 00h | 00h | 03h | 80h | 910Ah | 0000h | 8003h | 0006h |
| INC | R3 | 900 Ch | 0Eh | 90h | 00h | 00h | 03h | 80h | 910Ch | 0000h | 3060h | 0000h |
| NOP |  | 900 Eh | 0Eh | 90h | 00h | 00h | 03h | 80h | 910Ch | 0000h | 3060h | 0000h |
| . |  |  |  |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |  |  |  |
| LA: |  |  |  |  |  |  |  |  |  |  |  |  |
| INC | R3 | 910Ch | 0Eh | 90h | 00h | 00h | 03h | 80h | 910Bh | 0000h | 3040h | 0006h |
| IRET |  | 900Ah | 0Eh | 90h | 00h | 00h | 03h | 80h | 910Bh | 0000h | 8003h | 0000h |

## Instructions

## ICALLF a24

| Instruction code | [00000011][a7a6a5a4a3a2a1a0][a23 to a16][a15 to a8] | 0300H |
| :---: | :---: | :---: |
| Argument | a24 $=24 \mathrm{bit}$ (absolute address) |  |
| Word count | 2 |  |
| Cycle count | 4 |  |
| Function |  |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this ICALL instruction (return address) and the contents of the program status word (PSW) in the data memory locations (RAM) designated by the stack pointer (SP) and increments the SP. Finally, the instruction places the absolute address (a24) in the program counter (PC).
The legitimate value range of a 24 is from 0 to FF__FFFFh.
[Example] The value of label LA is 910AH.

|  | PC | $\begin{array}{\|l\|} \hline \text { RAM } \\ (00 \mathrm{~h}) \end{array}$ | $\begin{aligned} & \text { RAM } \\ & (01 \mathrm{~h}) \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (02 h) \end{aligned}$ | $\begin{array}{\|l} \text { RAM } \\ (03 \mathrm{~h}) \end{array}$ | $\begin{array}{l\|} \text { RAM } \\ (04 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (05 h) \end{array}$ | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | - | - | - | - | - |
| MOV.W R15, \#0x0000 | 9004h | - | - | - | - | - | - | - | F003h | 0000h |
| MOV.W R3, \#0xFFFF | 9008h | - | - | - | - | - | - | FFFFh | 3040h | 0000h |
| loop: |  |  |  |  |  |  |  |  |  |  |
| ICALLF LA;; CALL LA | 910Ah | 0Ch | 90h | 00h | 00h | 40h | 30h | FFFFh | 3040h | 0006h |
| INC R3 | 900Eh | 0Ch | 90h | 00h | 00h | 40h | 30h | 0001h | 3020h | 0000h |
| NOP | 9010h | 0Ch | 90h | 00h | 00h | 40h | 30h | 0001h | 3020h | 0000h |
| . |  |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| LA: |  |  |  |  |  |  |  |  |  |  |
| INC R3 | 910Ch | 0Ch | 90h | 00h | 00h | 40h | 30h | 0000h | 3003h | 0006h |
| IRET | 900 Ch | 0Ch | 90h | 00h | 00h | 40h | 30h | 0000h | 3040h | 0000h |

## ICALLR Rs

| Instruction code | [0000000000][00011 s3s2s1s0] | 0030H |
| :---: | :---: | :---: |
| Argument | Rs $=4 \mathrm{bit}$ (relative address, signed) |  |
| Word count | 1 |  |
| Cycle count | 4 |  |
| Function | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})+6:[\mathrm{SP}+1, \mathrm{SP}] \leftarrow(\mathrm{PC} \& 0000 \mathrm{FFFFh}), \\ & \quad[\mathrm{SP}+3, \mathrm{SP}+2] \leftarrow(\mathrm{PC} \& \mathrm{FFFF} 0000 \mathrm{~h}),[\mathrm{SP}+5, \mathrm{SP}+4] \leftarrow(\mathrm{PSW}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \pm(\mathrm{Rs}) \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction stores the address of the instruction following this ICALL instruction (return address) and the contents of the program status word (PSW) in the data memory locations (RAM) designated by the stack pointer (SP) and increments the SP. Finally the instruction adds the value of the relative address (the contents of the general-purpose register Rs) +2 to the program counter (PC) and places the result in the PC.
The legitimate value range of Rs is from R0 to R15 and that of the relative address (the contents of the general-purpose register Rs) is that of signed 16-bit data ( -32768 to +32767 ).
[Example] The value of label LA is 910 AH .

|  | PC | $\begin{aligned} & \text { RAM } \\ & \text { (00h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (01 \mathrm{~h}) \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (02 \mathrm{~h}) \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (03 h) \end{array}$ | $\begin{aligned} & \text { RAM } \\ & \text { (04h) } \end{aligned}$ | $\begin{array}{\|l} \text { RAM } \\ (05 h) \end{array}$ | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | - | - | - | - | - |
| MOV.W R15, \#0x0000 | 9004h | - | - | - | - | - | - | - | F003h | 0000h |
| MOV.W R3, \#0x910A | 9008h | - | - | - | - | - | - | 910Ah | 3060h | 0000h |
| loop: |  |  |  |  |  |  |  |  |  |  |
| ICALLR R3; CALL LA | 910Ah | 0Ah | 90h | 00h | 00h | 60h | 30h | 910Ah | 3060h | 0006h |
| INC R3 | 900Ch | 0Ah | 90h | 00h | 00h | 60h | 30h | 910Ch | 3060h | 0000h |
| NOP | 900Eh | 0Ah | 90h | 00h | 00h | 60h | 30h | 910Ch | 3060h | 0000h |
| . |  |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |  |
| . |  |  |  |  |  |  |  |  |  |  |
| LA: |  |  |  |  |  |  |  |  |  |  |
| INC R3 | 910Ch | 0Ah | 90h | 00h | 00h | 60h | 30h | 910Bh | 3040h | 0006h |
| IRET | 900Ah | 0Ah | 90h | 00h | 00h | 60h | 30h | 910Bh | 3060h | 0000h |

## Instructions

## INC Rd[, \#imm2]

| Instruction code | $\left[\begin{array}{llllll}0 & 1 & 1 & 0 & 0 & 0\end{array} 0\right][00$ i1i0d3d2d1d0 $]$ | 3000 H |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 2=2 \mathrm{bit}(\mathrm{immediate}$ data $)$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+\# \mathrm{imm} 2+1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |  |

## [Description]

This instruction adds the value of immediate data imm $2+1$ to the contents of the general-purpose register Rd and places the result in Rd.
The legitimate value range of Rd is from R0 to R 15 and that of imm 2 from 0 to 3 .

## [Example]

MOV.W R0, \#0x 1234
MOV.W R1, \#0x0000
MOV.W R2, \#0xFFFD
MOV.W R3, \#0x8765
INC R0
INC R0, \#0
INC R1, \#1
INC R2, \#2
INC R3, \#3

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 1234h | - | - | - | 0 | 0 | 0 | 1 | 0 |
| 1234h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| 1234h | 0000h | FFFDh | - | 2 | 0 | 0 | 1 | 1 |
| 1234h | 0000h | FFFDh | $8765 h$ | 3 | 0 | 0 | 0 | 1 |
| 1235h | 0000h | FFFDh | $8765 h$ | 0 | 0 | 0 | 0 | 0 |
| 1236h | 0000h | FFFDh | $8765 h$ | 0 | 0 | 0 | 0 | 0 |
| 1236h | 0002h | FFFDh | $8765 h$ | 1 | 0 | 0 | 1 | 0 |
| 1236h | 0002h | 0000h | $8765 h$ | 2 | 1 | 1 | 0 | 0 |
| 1236h | 0002h | 0000h | $8769 h$ | 3 | 0 | 0 | 0 | 1 |

## <Note>

imm 2 is assumed to be 0 if the immediate data (imm2) is omitted.

## IRET

| Instruction code | [ 00000000000$][0000000010]$ | 0002H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 3 |  |
| Function | $\begin{aligned} \hline(\mathrm{SP}) \leftarrow(\mathrm{SP})-6: & (\mathrm{PC}) \leftarrow(\mathrm{PC}-3 \ll 24+\mathrm{SP}-4 \ll 16+\mathrm{SP}-5 \ll 8+\mathrm{SP}-6) \\ & (\mathrm{PSW}) \leftarrow(\mathrm{SP}-1 \ll 8, \mathrm{SP}-2) \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction decrements the value of the stack pointer (SP), places the contents of the data memory locations (RAM) designated by SP in the program counter (PC) and program status word (PSW), then resumes the execution of the interrupt acceptance function that has been disabled when the interrupt is accepted.
[Example] The value of label LA is 910AH.

MOV.W R15, \#0x0000 MOV.W R3, \#0xFFFF loop:

ICALLF LA;; CALL LA
INC R3
NOP

LA:
INC R3
IRET

| PC | RAM <br> (00h) | RAM <br> $\mathbf{( 0 1 h})$ | RAM <br> $\mathbf{( 0 2 h})$ | RAM <br> $\mathbf{( 0 3 h})$ | RAM <br> $\mathbf{( 0 4 h})$ | RAM <br> $\mathbf{( 0 5 h})$ | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - |
| 9004 h | - | - | - | - | - | - | - | F003h | 0000 h |
| 9008 h | - | - | - | - | - | - | FFFFh | 3040 h | 000 h |
|  |  |  |  |  |  |  |  |  |  |
| 910 Ah | 0 Ch | 90 h | 00 h | 00 h | 40 h | 30 h | FFFFh | 3040 h | 0006 h |
| 900 Eh | 0 Ch | 90 h | 00 h | 00 h | 40 h | 30 h | 0001 h | 3020 h | 0000 h |
| 9010 h | 0 Ch | 90 h | 00 h | 00 h | 40 h | 30 h | 0001 h | 3020 h | 0000 h |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| 910 Ch | 0 Ch | 90 h | 00 h | 00 h | 40 h | 30 h | 0000 h | 3003 h | 0006 h |
| 900 Ch | 0 Ch | 90 h | 00 h | 00 h | 40 h | 30 h | 0000 h | 3040 h | 0000 h |

## Instructions

## JMP Ŕ, R $\underline{s}$

| Instruction code | $\left[\begin{array}{lllll}0 & 0 & 0 & 0 & 0\end{array} 000\right]\left[\begin{array}{ll}0 & 1\end{array} 0 \mathrm{~b} 0 \mathrm{~s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0\right]$ |
| :--- | :--- |
| Argument | $\mathrm{Rb}=1 \mathrm{bit}($ absolute address $), \mathrm{Rs}=4 \mathrm{bit}($ absolute address $)$ |
| Word count | 1 |
| Cycle count | 2 |
| Function | $(\mathrm{PC}) \leftarrow(\mathrm{Rb} \ll 16+\mathrm{Rs})$ |
| Affected flags |  |

## [Description]

This instruction places the absolute address (of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register $(\mathrm{Rb})$ and the lower-order 16 bits are the contents of Rs ) in the program counter (PC).
The legitimate values of Rb is R 8 and R 9 , and the legitimate value range of Rs is from R0 to R15.
[Example] The value of label LA is 9106 H .


## JMPF a24

| Instruction code | $[000000010][a 7 a 6 a 5 a 4 a 3 a 2 a 1 \mathrm{a} 0][\mathrm{a} 23$ to a16][a15 to a8 $]$ |
| :--- | :--- |
| Argument | $\mathrm{a} 24=24 \mathrm{bit}($ absolute address) |
| Word count | 2 |
| Cycle count | 3 |
| Function | (PC) $\leftarrow(\mathrm{a} 24)$ |
| Affected flags |  |

## [Description]

This instruction places the absolute address a24 in the program counter (PC).
The legitimate value range of a 24 is from 0 to FF__FFFFh.
[Example] The value of label LA is 9106 H .

| loop: |  |  |  | PC | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | - | - | - |
|  | MOV.W | R3, \#0xFFFF |  | 9004h | FFFFh | 3040h |
|  | JMPF | LA | ;; JUMP LA | 9106h | FFFFh | 3040h |
|  | NOP |  |  | - | - | - |
|  | NOP |  |  | - | - | - |
| LA: | . |  |  |  |  |  |
|  | . |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  | INC | R3 |  | 9108h | 0000h | 3003h |
|  | NOP |  |  | 910Ah | 0000h | 3003h |

## Instructions

## MASK Rd, \#imm16

| Instruction code | $\left[\begin{array}{llllll}0 & 1 & 1 & 0 & 0 & 0\end{array} 0\right]\left[\begin{array}{lll}1 & 1 & 1\end{array} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0\right][\mathrm{i} 15$ to i8][i7 to i0] |
| :--- | :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), imm16 = 16bit(immediate data) |
| Word count | 2 |
| Cycle count | 4 |
| Function | $(\mathrm{Rd}) \leftarrow\{(\mathrm{Rd}) \& \sim \# \operatorname{imm} 16\} \mid\{(\mathrm{Rx}) \& \# \operatorname{imm} 16\},(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers (overwrites), to Rd, only such bits of the general-purpose register (Rx) designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW that the value of the corresponding bits of immediate data imm16 is 1 .
The legitimate value range of Rd is from R0 to R15 and that of imm16 is from 0 to FFFF.

## [Example]

MOV.W
R3, \#0x0000
MOV.W
R0, \#0x5555
MASK
R3, \#0xFFFF
MOV.W
R1, \#0x1200
MASK
R3, \#0xFFFF
SWPB R1
MASK
R3, \#0xFF00
MOV.W
R0, \#0x6789
MASK
R2, \#0x1234
NOT
R0
MASK
R2, \#0xEDCB

| R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 5555h | - | - | 5555h | 3 | 0 | 0 | 0 | 0 |
| 5555h | 1200h | - | 5555h | 1 | 1 | 0 | 0 | 0 |
| 5555h | 1200h | - | 1200h | 3 | 1 | 0 | 0 | 0 |
| 5555h | 0012h | - | 1200h | 1 | 0 | 0 | 0 | 0 |
| 5555h | 0012h | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 6789h | 0012h | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 6789h | 0012h | 0200h | 0000h | 2 | 1 | 0 | 1 | 0 |
| 9876h | 0012h | 0200h | 0000h | 0 | 0 | 0 | 0 | 1 |
| 9876h | 0012h | 8A42h | 0000h | 2 | 0 | 0 | 1 | 1 |

## MASK Rd, Rs

| Instruction code | $\left[\begin{array}{llll\|}0 & 1 & 1 & 0\end{array} 011\right][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |
| Word count | 1 |
| Cycle count | 3 |
| Function | $(\mathrm{Rd}) \leftarrow\{(\mathrm{Rd}) \& \sim(\mathrm{Rs})\} \mid\{(\mathrm{Rx}) \&(\mathrm{Rs})\},(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers (overwrites), to Rd, only such bits of the general-purpose register ( Rx ) designated indirectly by bits 12 to 15 (N0 to N3) of the PSW that the value of the corresponding bits of the general-purpose register Rs is 1 .
The legitimate value range of Rd is from R0 to R15 and that of Rs is from R0 to R15.

## [Example]

MOV.W
R3, \#0x0000
MOV.W
R2, \#0xFFFF
MOV.W
R0, \#0x5555
MASK
R3, R2
MOV.W
R1, \#0x1200
MASK
R3, R2
MOV.W
R2, \#0xFF00
SWPB R1
MASK R3, R2
MOV.W R2, \#0x1234
MOV.W R0, \#0x6789
MASK R3, R2
NOT R2
NOT R0
MASK R3, R2

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | $0000 h$ | 3 | 1 | 1 | 0 | 0 |
| - | - | FFFFh | $0000 h$ | 2 | 0 | 0 | 0 | 1 |
| 5555h | - | FFFFh | $0000 h$ | 0 | 0 | 0 | 0 | 0 |
| 5555h | - | FFFFh | $5555 h$ | 3 | 0 | 0 | 0 | 0 |
| 5555h | $1200 h$ | FFFFh | $5555 h$ | 1 | 1 | 0 | 0 | 0 |
| 5555h | $1200 h$ | FFFFh | $1200 h$ | 3 | 1 | 0 | 0 | 0 |
| 5555h | $1200 h$ | FF00h | $1200 h$ | 2 | 1 | 0 | 0 | 0 |
| 5555h | $0012 h$ | FF00h | $1200 h$ | 1 | 0 | 0 | 0 | 0 |
| 5555h | $0012 h$ | FF00h | $0000 h$ | 3 | 1 | 1 | 0 | 0 |
| 5555h | $0012 h$ | $1234 h$ | $0000 h$ | 2 | 0 | 0 | 1 | 0 |
| 6789h | $0012 h$ | 1234h | $0000 h$ | 0 | 0 | 0 | 0 | 0 |
| 6789h | $0012 h$ | $1234 h$ | $0200 h$ | 3 | 1 | 0 | 1 | 0 |
| 6789h | $0012 h$ | EDCBh | $0200 h$ | 2 | 0 | 0 | 1 | 1 |
| 9876h | $0012 h$ | EDCBh | $0200 h$ | 0 | 0 | 0 | 0 | 1 |
| 9876h | $0012 h$ | EDCBh | $8 A 42 h$ | 3 | 0 | 0 | 1 | 1 |

## Instructions

## MOV Rd, Rs

| Instruction code | $[01000110][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers the contents of the general-purpose register Rs to the general-purpose register Rd. The legitimate value range of Rd is from R0 to R15 and that of Rs is from R0 to R15.
[Example]

MOV.W R0, \#0x5555
MOV
R3, R0
MOV.W
R1, \#0x1200
MOV
R3, R1
MOV.W
R2, \#0x0000
MOV
R3, R2
MOV.W
R0, \#0x5634
MOV
R3, R0
MOV.W R1, \#0x8118
MOV
R3, R1
MOV.W
R2, \#0x5555
MOV
R3, R2

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5555h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5555h | - | - | $5555 h$ | 3 | 0 | 0 | 0 | 0 |
| 5555h | $1200 h$ | - | $5555 h$ | 1 | 1 | 0 | 0 | 0 |
| 5555h | $1200 h$ | - | $1200 h$ | 3 | 1 | 0 | 0 | 0 |
| 5555h | $1200 h$ | $0000 h$ | $1200 h$ | 2 | 1 | 1 | 0 | 0 |
| 5555h | $1200 h$ | $0000 h$ | $0000 h$ | 3 | 1 | 1 | 0 | 0 |
| 5634h | $1200 h$ | $0000 h$ | $0000 h$ | 0 | 0 | 0 | 1 | 0 |
| 5634h | $1200 h$ | $0000 h$ | $5634 h$ | 3 | 0 | 0 | 1 | 0 |
| 5634h | $8118 h$ | $0000 h$ | $5634 h$ | 1 | 0 | 0 | 0 | 1 |
| 5634h | $8118 h$ | $0000 h$ | $8118 h$ | 3 | 0 | 0 | 0 | 1 |
| 5634h | $8118 h$ | $5555 h$ | $8118 h$ | 2 | 0 | 0 | 0 | 0 |
| 5634h | $8118 h$ | $5555 h$ | $5555 h$ | 3 | 0 | 0 | 0 | 0 |

## MOV. B (Rd), Rs

| Instruction code | $\left[\begin{array}{lllll\|}0 & 1 & 1 & 0 & 0 \\ 1 & 0\end{array}\right][\mathrm{d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 00 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=3 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | $[\mathrm{Rd}] \leftarrow$ Lobyte $(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the contents of Rd.
The legitimate value range of Rd is from R 0 to R 15 and that of Rs is from R 0 to R 7 .
[Example]

MOV.W
MOV.W
0x50,\#0x6666

MOV.W
50

MOV.B
(R3), R0
MOV.W R1, \#0x 1200
MOV.B (R3), R1
MOV.W R2, \#0x0000
MOV.B (R3), R2
MOV.W R0, \#0x5634
MOV.B (R3), R0
MOV.W R1, \#0x1881
MOV.B (R3), R1
MOV.W R2, \#0x5555
MOV.B (R3), R2

| RAM <br> (50h) | RAM <br> (51h) | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66 h | 66 h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66 h | 66 h | - | - | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 66 h | 66 h | 5555 h | - | - | 0050 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5555 h | - | - | 0050 h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66 h | 5555 h | 1200 h | - | 0050 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | - | 0050 h | 1 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 0055 h | 1200 h | 0000 h | 0050 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 0055 h | 1200 h | 0000 h | 0050 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5634 h | 1200 h | 0000 h | 0050 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1200 h | 0000 h | 0050 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1881 h | 0000 h | 0050 h | 1 | 0 | 0 | 0 | 0 |
| 34 h | 66 h | 5634 h | 1881 h | 0000 h | 0050 h | 1 | 0 | 0 | 0 | 1 |
| 34 h | 66 h | 5634 h | 1881 h | 5555 h | 0050 h | 2 | 0 | 0 | 0 | 0 |
| 81 h | 66 h | 5634 h | 1881 h | 5555 h | 0050 h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 3 cycles to transfer the contents of Rs to the program memory (ROM). However, no data can actually be transferred to ROM.

## MOV. B (--Rd), Rs

| Instruction code | [01101010][d3d2d1d0 0 s2s1s0] | 6A00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-1,[\mathrm{Rd}] \leftarrow$ Lobyte (Rs), (PC) $\leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register Rd. Subsequently, it transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the contents of Rd.
The legitimate value range of Rd is from R0 to R 15 and that of Rs is from R0 to R7.
[Example]

|  |  | $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { NO } \\ \hline \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - | - | - | - | - |
| MOV.W | $\begin{aligned} & 0 \times 50 \\ & \# 0 \times 6666 \end{aligned}$ | 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| MOV.W | R3, \#0x0051 | 66h | 66h | - | - | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | R0, \#0x5555 | 66h | 66h | 5555h | - | - | 0051h | 0 | 0 | 0 | 0 | 0 |
| MOV.B | (--R3), R0 | 55h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| INC | R3 | 55h | 66h | 5555h | - | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | R1, \#0x1200 | 55h | 66h | 5555h | 1200h | - | 0051h | 1 | 1 | 0 | 0 | 0 |
| MOV.B | (--R3), R1 | 00h | 66h | 5555h | 1200h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| INC | R3 | 00h | 66h | 5555h | 1200h | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | R2, \#0x0000 | 00h | 66h | 5555h | 1200h | 0000h | 0051h | 2 | 1 | 1 | 0 | 0 |
| MOV.B | (--R3), R2 | 00h | 66h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| INC | R3 | 00h | 66h | 5555h | 1200h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | R0, \#0x5634 | 00h | 66h | 5634h | 1200h | 0000h | 0051h | 0 | 0 | 0 | 1 | 0 |
| MOV.B | (--R3), R0 | 34h | 66h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| INC | R3 | 34h | 66h | 5634h | 1200h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | R1, \#0x1881 | 34h | 66h | 5634h | 1881h | 0000h | 0051h | 1 | 0 | 0 | 0 | 0 |
| MOV.B | (--R3), R1 | 81h | 66h | 5634h | 1881h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| INC | R3 | 81h | 66h | 5634h | 1881h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | R2, \#0x5555 | 81h | 66h | 5634h | 1881h | 5555h | 0051h | 2 | 0 | 0 | 0 | 0 |
| MOV.B | (--R3), R2 | 55h | 66h | 5634h | 1881h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |
| INC | R3 | 55h | 66h | 5634h | 1881h | 5555h | 0051h | 3 | 0 | 0 | 1 | 0 |

## <Note>

This instruction takes 3 cycles to transfer the contents of Rs to the program memory (ROM).
However, no data can actually be transferred to ROM.

## MOV. B (Rd, $\pm \mathbf{n}), \underline{R s}$

| Instruction code | [0111100010][d3d2d1d0 1 s2s1s0][0000nn1 to n8][n7 to n0] | 7208H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $[(\mathrm{Rd} \pm \mathrm{n}) \& \mathrm{FFFFh}] \leftarrow$ Lobyte (Rs), (PC) $\leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation $* 1$ performed on the contents of $R d$ and $n$.
The legitimate value range of Rd is from R0 to R15, that of Rs is from R0 to R7, and that of $n$ is that of signed 12-bit data (-2048 to 2047).

* 1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.


## [Example]

|  |  | $\begin{aligned} & \text { RAM } \\ & (50 \mathrm{~h}) \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - | - | - | - | - |
| MOV.W | 0x50,\#0x6666 | 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| MOV.W | R3, \#0x0000 | 66h | 66h | - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| MOV.W | R0, \#0x5555 | 66h | 66h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| MOV.B | (R3,0x50), R0 | 55h | 66h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| MOV.W | R1, \#0x1200 | 55h | 66h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| MOV.B | (R3,0x50), R1 | 00h | 66h | 5555h | 1200h | - | 0000h | 1 | 1 | 1 | 0 | 0 |
| MOV.W | R2, \#0x0000 | 00h | 66h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| MOV.B | (R3,0x50), R2 | 00h | 66h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| MOV.W | R0, \#0x5634 | 00h | 66h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| MOV.B | (R3,0x50), R0 | 34h | 66h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| MOV.W | R1, \#0x1881 | 34h | 66h | 5634h | 1881h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| MOV.B | (R3,0x50), R1 | 81h | 66h | 5634h | 1881h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| MOV.W | R2, \#0x5555 | 81h | 66h | 5634h | 1881h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |
| MOV.B | (R3,0x50), R2 | 55h | 66h | 5634h | 1881h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to the program memory (ROM).
However, no data can actually be transferred to ROM.

## MOV. B (--Rd, $\pm \mathbf{n}), R \underline{s}$

| Instruction code | [011101010][d3d2d1d0 1 s 2 s 1 s 0$][0000 \mathrm{n} 11$ to n 8$][\mathrm{n} 7$ to n 0 ] | 6A08H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed $), \mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-1,[(\mathrm{Rd} \pm \mathrm{n}) \& \mathrm{FFFFh}] \leftarrow$ Lobyte(Rs), (PC) $\leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register Rd. Subsequently, it transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation* 1 performed on the contents of Rd and $n$.
The legitimate value range of $R d$ is from $R 0$ to $R 15$, that of $R s$ is from $R 0$ to $R 7$, and that of $n$ is that of 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.
[Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0001
MOV.W R0, \#0x5555
MOV.B (--R3,0x50), R0
INC R3
MOV.W R1, \#0x1200
MOV.B (--R3,0x50), R1
INC R3
MOV.W R2, \#0x0000
MOV.B (--R3,0x50), R2
INC R3
MOV.W R0, \#0x5634
MOV.B (--R3,0x50), R0
INC R3
MOV.W R1, \#0x1881
MOV.B (--R3,0x50), R1
INC R3
MOV.W R2, \#0x5555

MOV.B (--R3, 0x50)

INC R3

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { NO } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0001h | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5555h | - | - | 0001h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0001h | 3 | 0 | 0 | 1 | 0 |
| 55h | 66h | 5555h | 1200h | - | 0001h | 1 | 1 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0001h | 3 | 0 | 0 | 1 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0001h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 00h | 66h | 5634h | 1200h | 0000h | 0001h | 0 | 0 | 0 | I | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0001h | 1 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 81h | 66h | 5634h | 1881h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 81h | 66h | 5634h | 1881h | 5555h | 0001h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0001h | 3 | 0 | 0 | 1 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to the program memory (ROM).
However, no data can actually be transferred to ROM.

## MOV. B (Ŕ+ + $)$, Ŕs

| Instruction code | [0 11100010$][d 3 d 2 d 1 d 00$ s2s1s0] | 6200H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | [Rd] $\leftarrow$ Lobyte(Rs), (Rd) ¢(Rd) $+1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the general-purpose register Rd. Subsequently, the instruction increments the contents of Rd by +1 .
The legitimate value range of Rd is from R0 to R 15 and that of Rs is from R0 to R7.

## [Example]

MOV.W 0x50,\#0x6666
MOV.W
R3, \#0x0050
MOV.W
R0, \#0x5555
MOV.B (R3++), R0
DEC R3
MOV.W R1, \#0x1200
MOV.B (R3++), R1
DEC R3
MOV.W R2, \#0x0000
MOV.B (R3++), R2
DEC R3
MOV.W R0, \#0x5634
MOV.B (R3++), R0
DEC R3
MOV.W R1, \#0x1881
MOV.B (R3++), R1
DEC R3
MOV.W R2, \#0x5555
MOV.B (R3++), R2
DEC R3

| RAM (50h) | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | O | 0 |
| 55h | 66h | 5555h | - | - | 0051h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0051h | 1 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0051h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 66h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0051h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0050h | 1 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 0000h | 0051h | 1 | 0 | 0 | 0 | 1 |
| 81h | 66h | 5634h | 1881h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0051h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |

<Note>
This instruction takes 3 cycles to transfer the contents of Rs to the program memory (ROM).
However, no data can actually be transferred to ROM.

## MOV. B (Rd + +, $\pm \mathbf{n}), R \underline{s}$

| Instruction code | [011100010][d3d2d1d0 1 s 2 s 1 s 0$][0000 \mathrm{n} 11$ to n 8$][\mathrm{n} 7$ to n 0 ] | 6208H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed $), \mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $[(\mathrm{Rd} \pm \mathrm{n}) \& \mathrm{FFFFh}] \leftarrow$ Lobyte(Rs), (Rd) $\leftarrow(\mathrm{Rd})+1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation $* 1$ performed on the contents of Rd and n. Subsequently, the instruction increments the contents of Rd by +1 .
The legitimate value range of Rd is from R0 to R15, that of Rs is from R0 to R7, and that of $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored..

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0000
MOV.W R0, \#0x5555
MOV.B (R3++, 0x50), R0
DEC R3
MOV.W R1, \#0x1200
MOV.B (R3++, 0x50), R1
DEC R3
MOV.W R2, \#0x0000
MOV.B (R3++, 0x50), R2
DEC R3
MOV.W R0, \#0x5634
MOV.B (R3++, 0x50), R0
DEC R3
MOV.W R1, \#0x1881
MOV.B (R3++, 0x50), R1
DEC R3
MOV.W R2, \#0x5555
MOV.B (R3++, 0x50), R2
DEC R3

| $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (51h) } \end{array}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0001h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 66h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0001h | 1 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0001h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0001h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 0000h | 0001h | 1 | 0 | 0 | 0 | 1 |
| 81h | 66h | 5634h | 1881h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0001h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0000h | 3 | 1 | 1 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to the program memory (ROM).
However, no data can actually be transferred to ROM.

MOV. B m16, \#imm16

| Instruction code | [0 01111110 X 0$][\mathrm{m} 7 \mathrm{~m} 6 \mathrm{~m} 5 \mathrm{~m} 4 \mathrm{~m} 3 \mathrm{~m} 2 \mathrm{mlm} 0][\mathrm{i} 5$ to i8][i7 to i0] |
| :---: | :---: |
|  | 7800 H (RAM), 7A00H(SFR) |
| Argument | m16 $=16$ bit (lower 8bit valid for operation code) imm16 $=16$ bit (immediate data) |
| Word count | 2 |
| Cycle count | 2 |
| Function | (m16)ヶLobyte \#imm16, (PC) ¢(PC)+4 |
| Affected flags | Z8, Z16, P, S |

## [Description]

This instruction transfers the lower-order 8 bits of immediate data imm16 to the data memory (RAM) location or SFR (one of the registers dedicated to control the internal peripheral devices) addressed by m16.

The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m 16 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m 16 with a value from 7 F 00 H to 7 FFFH .

The basic types of generated instruction code are 7800 H (RAM) and 7A00H (SFR), respectively, The lower-order 8 bits of m16 are reflected in the behavior of the instruction code.
imm16 (second operand data) may be 16-bit data. Since this instruction is a byte transfer instruction, however, the higher-order 8 bits of imm16 is irrelevant to the actual behavior of the instruction. The MOV. W instruction should be used to handle 16-bit data.

## [Example]

$$
\begin{array}{ll}
\text { MOV.B } & 0 \times 50, \# 0 \times 55 \\
\text { MOV.B } & 0 \times 50, \# 0 \times 00 \\
\text { MOV.B } & 0 \times 50, \# 0 \times 34 \\
\text { MOV.B } & 0 \times 50, \# 0 \times 81 \\
\text { MOV.B } & 0 \times 50, \# 0 \times 55
\end{array}
$$

| RAM <br> (50h) | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| 55 h | 0 | 0 | 0 | 0 |
| 00 h | 1 | 1 | 0 | 0 |
| 34 h | 0 | 0 | 1 | 0 |
| 81 h | 0 | 0 | 0 | 1 |
| 55 h | 0 | 0 | 0 | 0 |

## MOV. B m16, Rs

| Instruction code | $[10 \mathrm{X} 1 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 00][\mathrm{m} 7 \mathrm{~m} 6 \mathrm{~m} 5 \mathrm{~m} 4 \mathrm{~m} 3 \mathrm{~m} 2 \mathrm{~m} 1 \mathrm{~m} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{m} 16=16 \mathrm{bit}($ Lower 8 bit valid for operation code), Rs $=3 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ ) B000H(SFR) |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{m} 16) \leftarrow$ Lobyte(Rs), $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z}, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction transfers the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location or SFR (one of the registers dedicated to control the internal peripheral devices) addressed by m16.
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m 16 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7 FFFH.

The basic types of generated instruction code are 9000 H (RAM) and B000H (SFR), respectively, The lower-order 8 bits of m 16 are reflected in the behavior of the instruction code.
Rs (second operand data) may be 16-bit data. Since this instruction is a byte transfer instruction, however, the higher-order 8 bits of Rs is irrelevant to the actual behavior of the instruction. The MOV. W instruction should be used to handle 16-bit data.

## [Example]

MOV.W R0, \#0x5555
MOV.W R3, \#0x5555
MOV.B 0x50, R0
MOV.W R1, \#0x 1200
MOV.W R3, \#0x6666
MOV.B $0 \times 50, R 1$
MOV.W R2, \#0x0000
MOV.W R3, \#0x3333
MOV.B $0 \times 50$, R2
MOV.W R0, \#0x5634
MOV.W R3, \#0x6655
MOV.B 0x50, R0
MOV.W R1, \#0x1881
MOV.W R3, \#0x3366
MOV.B 0x50, R1
MOV.W R2, \#0x5555
MOV.W R3, \#0x6355
MOV.B 0x50, R2

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | 5555h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| - | - | 5555h | - | - | 5555h | 3 | 0 | 0 | 0 | 0 |
| 55h | - | 5555h | - | - | 5555h | 0 | 0 | 0 | 0 | 0 |
| 55h | - | 5555h | 1200h | - | 5555h | 1 | 1 | 0 | 0 | 0 |
| 55h | - | 5555h | 1200h | - | 6666h | 3 | 0 | 0 | 0 | 0 |
| 00h | - | 5555h | 1200h | - | 6666h | 1 | 1 | 1 | 0 | 0 |
| 00h | - | 5555h | 1200h | 0000h | 6666h | 2 | 1 | 1 | 0 | 0 |
| 00h | - | 5555h | 1200h | 0000h | 3333h | 3 | 0 | 0 | 0 | 0 |
| 00h | - | 5555h | 1200h | 0000h | 3333h | 2 | 1 | 1 | 0 | 0 |
| 00h | - | 5634h | 1200h | 0000h | 3333h | 0 | 0 | 0 | 1 | 0 |
| 00h | - | 5634h | 1200h | 0000h | 6655h | 3 | 0 | 0 | 0 | 0 |
| 34h | - | 5634h | 1200h | 0000h | 6655h | 0 | 0 | 0 | 1 | 0 |
| 34h | - | 5634h | 1881h | 0000h | 6655h | 1 | 0 | 0 | 0 | 0 |
| 34h | - | 5634h | 1881h | 0000h | 3366h | 3 | 0 | 0 | 0 | 0 |
| 81h | - | 5634h | 1881h | 0000h | 3366h | 1 | 0 | 0 | 0 | 1 |
| 81h | - | 5634h | 1881h | 5555h | 3366h | 2 | 0 | 0 | 0 | 0 |
| 81h | - | 5634h | 1881h | 5555h | 6355h | 3 | 0 | 0 | 0 | 0 |
| 55h | - | 5634h | 1881h | 5555h | 6355h | 2 | 0 | 0 | 0 | 0 |

## MOV. B Ŕ, (Ŕㅗ)

| Instruction code | [0 1 1 1 1 0 0 0 0 0 0][s3s2s1s0 0 d2d1d0] | 7000H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $(\mathrm{Rd}) \leftarrow$ Lobyte [Rs], $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by Rs to the lower-order 8 bit positions of Rd.
The legitimate value range of Rd is from R0 to R15 and that of Rs is from R0 to R7.
[Example]

MOV.W R3, \#0x0050
MOV.W 0x50, \#0x5555
MOV.B R0, (R3)
MOV.W 0x50, \#0x1200
MOV.B R1, (R3)
MOV.W 0x50, \#0x0000
MOV.B R2, (R3)
MOV.W 0x50, \#0x5634
MOV.B R0, (R3)
MOV.W 0x50, \#0x1881
MOV.B R1, (R3)
MOV.W 0x50, \#0x5555
MOV.B R2, (R3)

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \hline \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 0055h | - | - | 0050h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0050h | 2 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0050h | 0 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0081h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 0034h | 0081h | 0000h | 0050h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0050h | 2 | 0 | 0 | 0 | 0 |

<Note>
The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## MOV. B Rg, (--Rs)

| Instruction code | $\left[\begin{array}{lllll\|}0 & 1 & 1 & 1 & 0\end{array} 000\right][$ s3s2s1s0 0 d2d1d0 $]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | (Rs $) \leftarrow(\mathrm{Rs})-1,(\mathrm{Rd}) \leftarrow$ Lobyte $[\mathrm{Rs}],(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register Rs. Subsequently, the instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by Rs to the lower-order 8 bit positions of Rd.
The legitimate value range of Rd is from R0 to R 15 and that of Rs is from R0 to R7.

## [Example]

MOV.W R3, \#0x0051
MOV.W 0x50, \#0x5555
MOV.B R0, (--R3)
INC R3
MOV.W 0x50, \#0x 1200
MOV.B R1, (--R3)
INC R3
MOV.W 0x50, \#0x0000
MOV.B R2, (--R3)
INC R3
MOV.W 0x50, \#0x5634
MOV.B R0, (--R3)
INC R3
MOV.W 0x50, \#0x1881
MOV.B R1, (--R3)
INC R3
MOV.W 0x50, \#0x5555
MOV.B R2, (--R3)
INC R3

| RAM (50h) | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | - | - | - | 0051h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 0055h | - | - | 0051h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0051h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0081h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 81h | 18h | 0034h | 0081h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | 0034h | 0081h | 0000h | 0051h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0051h | 3 | 0 | 0 | 1 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

MOV. B Rg, (Rg, $\pm \mathbf{n})$

| Instruction code | [0111110000][s3s2s1s0 1 d2d1d0][0000 n11 to n8][n7 to n0] | 7008H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed $)$ |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $(\mathrm{Rd}) \leftarrow$ Lobyte [(Rs $\pm \mathrm{n}) \& \mathrm{FFFFh}],(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation $* 1$ performed on the contents of Rs and $n$ to the lower-order 8 bit positions of Rd.
The legitimate value range of Rd is from R0 to R7, that of Rs is from 0 to R15, and that of $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored..

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOV.B R0, (R3, 0x50)
MOV.W 0x50, \#0x1200
MOV.B
MOV.W 0x50, \#0x0000
MOV.B R2, (R3, 0x50)
MOV.W 0x50, \#0x5634
MOV.B R0, (R3, 0x50)
MOV.W 0x50, \#0x1881
MOV.B R1, (R3, 0x50)
MOV.W 0x50, \#0x5555
MOV.B R2, (R3, 0x50)

| $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (51h) } \\ \hline \end{array}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | - | - | - | 0000h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 0055h | - | - | 0000h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0000h | 2 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 18h | 81h | 0034h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 18h | 81h | 0034h | 0081h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 0034h | 0081h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0000h | 2 | 0 | 0 | 0 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## MOV. B Rg, (--Rs, $\pm \mathbf{n})$

| Instruction code | [011101000][s3s2s1s0 1 d2d1d0][0000nn11 to n8][n7 to n0] | 6808H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $(\mathrm{Rs}) \leftarrow(\mathrm{Rs})-1,(\mathrm{Rd}) \leftarrow$ Lobyte [(Rs $\pm \mathrm{n}) \& \mathrm{FFFFh}],(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register Rs.
Subsequently, the instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation $* 1$ performed on the contents of Rs and n to the lower-order 8 bit positions of Rd.
The legitimate value range of Rd is from R0 to R7, that of Rs is from R0 to R15, and that of $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored..

## [Example]

MOV.W R3, \#0x0001
MOV.W 0x50, \#0x5555
MOV.B R0,(--R3, 0x50)
INC R3
MOV.W 0x50, \#0x 1200
MOV.B R1,(--R3, 0x50)
INC R3
MOV.W 0x50, \#0x0000
MOV.B
INC R3
MOV.W 0x50, \#0x5634
MOV.B R0,(--R3, 0x50)
INC R3
MOV.W 0x50, \#0x1881
MOV.B R1,(--R3, 0x50)
INC R3
MOV.W 0x50, \#0x5555
MOV.B R2,(--R3, 0x50)
INC R3

| $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (51 \mathrm{~h}) \\ \hline \end{array}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0001h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | - | - | - | 0001h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0001h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 0055h | - | - | 0001h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0001h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0001h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 18h | 81h | 0034h | 0000h | 0000h | 0001h | 3 | 0 | 0 | 0 | 0 |
| 18h | 81h | 0034h | 0081h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 0034h | 0081h | 0000h | 0001h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | 0034h | 0081h | 0000h | 0001h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0001h | 3 | 0 | 0 | 1 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

MOV. B Rg, (Ŕs+)

| Instruction code | [0111000000][s3s2s1s0 0 d2d1d0] | 6000H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $(\mathrm{Rd}) \leftarrow$ Lobyte [Rs], (Rs) $\leftarrow(\mathrm{Rs})+1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by Rs to the lower-order 8 bit positions of Rd. Subsequently, the instruction increments the contents of Rs by 1.

The legitimate value range of Rd is from R0 to R 7 and that of Rs is from R0 to R15.

## [Example]

MOV.W 0x50, \#0x5555
MOV.B R0, (R3++)
DEC R3
MOV.W 0x50, \#0x1200
MOV.B R1, (R3++)
DEC R3
MOV.W 0x50, \#0x0000
MOV.B R2, (R3++)
DEC R3
MOV.W 0x50, \#0x5634
MOV.B R0, (R3++)
DEC R3
MOV.W 0x50, \#0x1881
MOV.B R1, (R3++)
DEC R3
MOV.W 0x50, \#0x5555
MOV.B R2, (R3++)
DEC R3

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \\ \hline \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0051h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 12h | 0055h | - | - | 0050h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0051h | 1 | 1 | 1 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0050h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0051h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0051h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0081h | 0000h | 0051h | 1 | 0 | 0 | 0 | 1 |
| 81h | 18h | 0034h | 0081h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0051h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0050h | 3 | 0 | 0 | 0 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## MOV. B Rg, (Ŕ + + $\quad \underline{\underline{n}})$

| Instruction code | [0111000000][s3s2s1s0 1 d2d1d0][0000 n 11 to n8][n7 to n0] | 6008H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \operatorname{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $(\mathrm{Rd}) \leftarrow$ Lobyte $[$ Rs $\pm \mathrm{n}) \& \mathrm{FFFFh}],(\mathrm{Rs}) \leftarrow(\mathrm{Rs})+1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation $* 1$ performed on the contents of Rs and $n$ to the lower-order 8 bit positions of Rd. Subsequently, the instruction increments the contents of Rs by 1.
The legitimate value range of Rd is from R0 to R7, that of Rs is from 0 to R15, and that of $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16 -bit arithmetic operation is ignored..

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOV.B R0, (R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x1200
MOV.B R1, (R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x0000
MOV.B R2, (R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x5634
MOV.B R0, (R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x1881
MOV.B R1, (R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x5555
MOV.B R2, (R3++, 0x50)
DEC R3

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h )}$ | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 55h | $55 h$ | - | - | - | 0000 h | 3 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 0055 h | - | - | 0001 h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55 h | 0055 h | - | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 12 h | 0055 h | - | - | 0000 h | 3 | 1 | 0 | 0 | 0 |
| 00 h | 12 h | 0055 h | 0000 h | - | 0001 h | 1 | 1 | 1 | 0 | 0 |
| 00 h | 12 h | 0055 h | 0000 h | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 0055 h | 0000 h | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 0055 h | 0000 h | 0000 h | 0001 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 0055 h | 0000 h | 0000 h | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 34 h | 56 h | 0055 h | 0000 h | 0000 h | 0000 h | 3 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 0034 h | 0000 h | 0000 h | 0001 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 0034 h | 0000 h | 0000 h | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 81 h | 18 h | 0034 h | 0000 h | 0000 h | 0000 h | 3 | 0 | 0 | 0 | 0 |
| 81 h | 18 h | 0034 h | 0081 h | 0000 h | 0001 h | 1 | 0 | 0 | 0 | 1 |
| 81 h | 18 h | 0034 h | 0081 h | 0000 h | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 55 h | 55 h | 0034 h | 0081 h | 0000 h | 0000 h | 3 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 0034 h | 0081 h | 0055 h | 0001 h | 2 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 0034 h | 0081 h | 0055 h | 0000 h | 3 | 1 | 1 | 0 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## MOV. B Rd, $\underline{\text { m }} 16$

| Instruction code | $[10 \mathrm{X} \mathrm{0} \mathrm{d2d1d0} \mathrm{0][m7m6m5m4m3m2m1m0]} \quad 8000 \mathrm{H}(\mathrm{RAM}), \mathrm{A} 000 \mathrm{H}(\mathrm{SFR})$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{m} 16=16 \mathrm{bit}($ Lower 8bit valid for operation code) |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow$ Lobyte $(\mathrm{m} 16),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers the contents of data memory location designated by m16 to the lower-order 8 bit positions of the general-purpose register Rd.
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m 16 (second operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7 FFFH.

The basic types of generated instruction code are 8000 H (RAM) and A000H (SFR), respectively, The lower-order 8 bits of m16 are reflected in the behavior of the instruction code.
Rd (first operand data) may be 16 -bit data. Since this instruction is a byte transfer instruction, however, the higher-order 8 bits of Rd is irrelevant to the actual behavior of the instruction. The MOV. W instruction should be used to handle 16-bit data.
The legitimate value range of Rd is from R0 to R7.

## [Example]

MOV.W 0x50, \#0x3C55
MOV.W r3, \#0x5555
MOV.B r0, 0x50
MOV.B 0x50, \#0x00
MOV.W r3, \#0x6666
MOV.B r1, 0x50
MOV.B 0x50, \#0x34
MOV.W R3, \#0x3333
MOV.B R2, 0x50
MOV.B 0x50, \#0x81
MOV.W R3, \#0x5555
MOV.B R0, 0x50
MOV.B 0x50, \#0x55
MOV.W R3, \#0x6355
MOV.B R1, 0x50

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{aligned} & \text { N3 to } \\ & \text { N0 } \end{aligned}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 55h | 3Ch | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 55h | 3 Ch | - | - | - | 5555h | 3 | 0 | 0 | 0 | 0 |
| 55h | 3 Ch | 0055h | - | - | 5555h | 0 | 0 | 0 | 0 | 0 |
| 00h | 3 Ch | 0055h | - | - | 5555h | 0 | 1 | 1 | 0 | 0 |
| 00h | 3 Ch | 0055h | - | - | 6666h | 3 | 0 | 0 | 0 | 0 |
| 00h | 3 Ch | 0055h | 0000h | - | 6666h | 1 | 1 | 1 | 0 | 0 |
| 34h | 3 Ch | 0055h | 0000h | - | 6666h | 1 | 0 | 0 | 1 | 0 |
| 34h | 3 Ch | 0055h | 0000h | - | 3333h | 3 | 0 | 0 | 0 | 0 |
| 34h | 3 Ch | 0055h | 0000h | 0034h | 3333h | 2 | 0 | 0 | 1 | 0 |
| 81h | 3 Ch | 0055h | 0000h | 0034h | 3333h | 2 | 0 | 0 | 0 | 1 |
| 81h | 3 Ch | 0055h | 0000h | 0034h | 5555h | 3 | 0 | 0 | 0 | 0 |
| 81h | 3 Ch | 0081h | 0000h | 0034h | 5555h | 0 | 0 | 0 | 0 | 1 |
| 55h | 3 Ch | 0081h | 0000h | 0034h | 5555h | 0 | 0 | 0 | 0 | 0 |
| 55h | 3 Ch | 0081h | 0000h | 0034h | 6355h | 3 | 0 | 0 | 0 | 0 |
| 55h | 3 Ch | 0081h | 0055h | 0034h | 6355h | 1 | 0 | 0 | 0 | 0 |

## Instructions

## MOV. B Rd, RxH

| Instruction code | [0001110000][1101d3d2d1d0] | 30D0H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow\{$ Hibyte(Rx) \| Lobyte(Rd) \}, (PC) $\leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the higher-order 8 bits $(\mathrm{RxH})$ of the general-purpose register designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW to the higher-order 8 bit positions of Rd.
The legitimate value range of Rd is from R0 to R15.

## [Example]

MOV.W R3, \#0xFFFF
MOV.W R0, \#0x0000
MOV.W 0x50, \#0x6666
MOV.B R3, Rxh
SWPB R3
MOV.W R1, \#0x0012
MOV.B
R3, Rxh
MOV.W
R2, \#0x8967
MOV.B R3, Rxh
SWPB R3
MOV.W R0, \#0x5634
MOV.B R3, Rxh

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \hline \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | FFFFh | 3 | 0 | 0 | 0 | 1 |
| - | - | 0000h | - | - | FFFFh | 0 | 1 | 1 | 0 | 0 |
| 66h | 66h | 0000h | - | - | FFFFh | 0 | 0 | 0 | 0 | 0 |
| 66h | 66h | 0000h | - | - | 00FFH | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 0000h | - | - | FF00h | 3 | 1 | 0 | 0 | 1 |
| 66h | 66h | 0000h | 0012h | - | FF00h | 1 | 0 | 0 | 0 | 0 |
| 66h | 66h | 0000h | 0012h | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 66h | 66h | 0000h | 0012h | 8967h | 0000h | 2 | 0 | 0 | 0 | 1 |
| 66h | 66h | 0000h | 0012h | 8967h | 8900h | 3 | 0 | 0 | 1 | 1 |
| 66h | 66h | 0000h | 0012h | 8967h | 0089h | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5634h | 0012h | 8967h | 0089h | 0 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5634h | 0012h | 8967h | 5689h | 3 | 0 | 0 | 1 | 0 |

MOV. B Rd, RxL

| Instruction code | [00011100000][11000d3d2d1d0] | 30 COH |
| :---: | :---: | :---: |
| Argument | Rd $=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow\{$ Lobyte(Rx) \| Hibyte(Rd) $\},(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the lower-order 8 bits (RxL) of the general-purpose register designated indirectly by bits 12 to 15 ( N 0 to N 3 ) of the PSW to the lower-order 8 bit positions of Rd.
The legitimate value range of Rd is from R0 to R15.

## [Example]

MOV.W R3, \#0xFFFF
MOV.W R0, \#0x0000
MOV.W 0x50, \#0x6666
MOV.B R3, Rxl
SWPB R3
MOV.W R1, \#0x1200
MOV.B
R3, Rxl
MOV.W
R2, \#0x6789
MOV.B
R3, Rxl
SWPB R3
MOV.W R0, \#0x3456
MOV.B R3, Rxl

| RAM <br> (50h) | RAM <br> (51h) | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | FFFFh | 3 | 0 | 0 | 0 | 1 |
| - | - | 0000 h | - | - | FFFFh | 0 | 1 | 1 | 0 | 0 |
| 66 h | 66 h | 0000 h | - | - | FFFFh | 0 | 0 | 0 | 0 | 0 |
| 66h | 66 h | 0000 h | - | - | FF00H | 3 | 1 | 0 | 0 | 1 |
| 66 h | 66 h | 0000 h | - | - | 00 FFh | 3 | 0 | 0 | 0 | 0 |
| 66 h | 66 h | 0000 h | 1200 h | - | 00 FFh | 1 | 1 | 0 | 0 | 0 |
| 66 h | 66 h | 0000 h | 1200 h | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 66 h | 66 h | 0000 h | 1200 h | 6789 h | 0000 h | 2 | 0 | 0 | 0 | 0 |
| 66 h | 66 h | 0000 h | 1200 h | 6789 h | 0089 h | 3 | 0 | 0 | 1 | 0 |
| 66 h | 66 h | 0000 h | 1200 h | 6789 h | 8900 h | 3 | 1 | 0 | 1 | 1 |
| 66h | 66 h | 3456 h | 1200 h | 6789 h | 8900 h | 0 | 0 | 0 | 1 | 0 |
| 66 h | 66 h | 3456 h | 1200 h | 6789 h | 8956 h | 3 | 0 | 0 | 1 | 1 |

## Instructions

## MOV[.W] (Rd), Rs

| Instruction code |  | 7300H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \hline \text { if }(\mathrm{Rd})=\text { even data }:[\mathrm{Rd}] \leftarrow \text { Lobyte }(\mathrm{Rs}),[\mathrm{Rd}+1] \leftarrow \text { Hibyte }(\mathrm{Rs}) \\ & \text { if }(\mathrm{Rd})=\text { odd data }:[\mathrm{Rd}] \leftarrow \text { Hibyte }(\mathrm{Rs}),[\mathrm{Rd}-1] \leftarrow \text { Lobyte }(\mathrm{Rs}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location addressed by the contents of Rd is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to [Rd] and the contents of the higher-order 8 bits of Rs to [Rd +1 ]. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [Rd] and the contents of the lower-order 8 bits of Rs to [Rd-1].
The legitimate value range designated by Rd is from R 0 to R 15 and that by Rs is from R 0 to R 7 .

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0050
MOV.W R0, \#0x5555
MOV.W
(R3), R0
MOV.W R1,\#0x1200
MOV.W (R3), R1
MOV.W R2, \#0x0000
MOV.W (R3), R2
MOV.W R0, \#0x5634
MOV.W (R3), R0
MOV.W R1, \#0x8118
MOV.W (R3), R1
MOV.W R2, \#0x5555
MOV.W (R3), R2

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 34h | 56h | 5555h | 1200h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOV[.W] (--Rd), Rs

| Instruction code |  | 6B00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})-2 \\ & \text { if }(\mathrm{Rd})=\text { even data }:[\mathrm{Rd}] \leftarrow \text { Lobyte }(\mathrm{Rs}),[\mathrm{Rd}+1] \leftarrow \text { Hibyte }(\mathrm{Rs}) \\ & \text { if }(\mathrm{Rd})=\text { odd data }:[\mathrm{Rd}] \leftarrow \text { Hibyte }(\mathrm{Rs}),[\mathrm{Rd}-1] \leftarrow \text { Lobyte }(\mathrm{Rs}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by Rd. Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location addressed by the contents of Rd is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to [Rd] and the contents of the higher-order 8 bits of Rs to $[R d+1]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [Rd] and the contents of the lower-order 8 bits of Rs to $[R d-1]$.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7.

## [Example]

MOV.W
0x50, \#0x6666
MOV.W
R3, \#0x0052
MOV.W
R0, \#0x5555
MOV.W
(--R3), R0
INC
R3, \#1
MOV.W
R1, \#0x1200
MOV.W
(--R3), R1
INC
R3, \#1
MOV.W
R2, \#0x0000
MOV.W
(--R3), R2
INC
R3, \#1
MOV.W
R0, \#0x5634
MOV.W
(--R3), R0
INC
R3, \#1
MOV.W
R1, \#0x8118
MOV.W
(--R3), R1

| RAM (50h) | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5555h | - | - | 0052h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0052h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0052h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0052h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 8118h | 0000h | 0052h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |

## <Note>

This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

MOV[.W] (Rd, $\underline{\underline{n}}$ ), Rs

| Instruction code | [0111100011][d3d2d1d0 1 s2s1s0][0000n11 to n8][n7 to n0] 7308H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed $), \mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rd} \pm \mathrm{n})=\text { even data : } \\ & \quad \quad[(\mathrm{Rd} \pm \mathrm{n}) \& F F F F h] \leftarrow \text { Lobyte }(\mathrm{Rs}),[(\mathrm{Rd} \pm \mathrm{n}+1) \& F F F F h] \leftarrow \text { Hibyte }(\mathrm{Rs}) \\ & \text { if }(\mathrm{Rd} \pm \mathrm{n})=\text { odd data : } \\ & \quad[(\mathrm{Rd} \pm \mathrm{n}) \& F F F F h] \leftarrow \text { Hibyte }(\mathrm{Rs}),[(\mathrm{Rd} \pm \mathrm{n}-1) \& F F F F h] \leftarrow \text { Lobyte }(\mathrm{Rs}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \end{aligned}$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation ${ }^{* 1}$ performed on the contents of the general-purpose register designated by Rd and $n$ is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to [ $(\mathrm{Rd} \pm \mathrm{n}) \& F F F F h]$ and the higher-order 8 bits of Rs to $[(\operatorname{Rd} \pm \mathrm{n}+1) \& F F F F h]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [ $(R d \pm n) \& F F F F h]$ and the lower-order 8 bits of Rs to [( $R d \pm n-1) \& F F F F h]$.
The legitimate value range designated by Rd is from R0 to R15, that by Rs is from R0 to R7, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0000
MOV.W R0, \#0x5555
MOV.W (R3, 0x50), R0
MOV.W R1, \#0x 1200
MOV.W (R3, 0x50), R1
MOV.W R2, \#0x0000
MOV.W (R3, 0x50), R2
MOV.W R0, \#0x5634
MOV.W (R3, 0x50), R0
MOV.W R1, \#0x8118
MOV.W (R3, 0x50), R1
MOV.W R2, \#0x5555
MOV.W
(R3, 0x50), R2

| RAM (50h) | $\begin{aligned} & \hline \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 8118h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

MOV[.W] (--Rd, $\pm \mathbf{n})$, Rs

| Instruction code | [01101011][d3d2d1d0 1 s2s1s0][0000n11 to n8][n7 to n0] 6B08H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})-2 \\ & \text { if }(\mathrm{Rd} \pm \mathrm{n})=\text { even data : } \\ & \quad[(\mathrm{Rd} \pm \mathrm{n}) \& F F F F h] \leftarrow \text { Lobyte }(\mathrm{Rs}),[(\mathrm{Rd} \pm \mathrm{n}+1) \& F F F F h] \leftarrow \text { Hibyte }(\mathrm{Rs}) \\ & \text { if }(\mathrm{Rd} \pm \mathrm{n})=\text { odd data }: \\ & \quad[(\mathrm{Rd} \pm \mathrm{n}) \& F F F F h] \leftarrow \text { Hibyte }(\mathrm{Rs}),[(\mathrm{Rd} \pm \mathrm{n}-1) \& F F F F h] \leftarrow \text { Lobyte }(\mathrm{Rs}) \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \end{aligned}$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by Rd. Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation ${ }^{* 1}$ performed on the contents of Rd and n is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to [ $(\mathrm{Rd} \pm \mathrm{n}) \& F F F F h]$ and the higher-order 8 bits of Rs to [ $(R d \pm n+1) \& F F F F h]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [(Rd $\pm$ $\mathrm{n}) \& F F F F h]$ and the lower-order 8 bits of Rs to [(Rd $\pm \mathrm{n}-1) \& F F F F h]$.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rs is from R 0 to R 7 , and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.

## [Example]

MOV.W
0x50, \#0x6666
MOV.W
R3, \#0x0002
MOV.W
R0, \#0x5555
MOV.W
(--R3, 0x50), R0
INC
R3, \#1
MOV.W
R1, \#0x1200
MOV.W
(--R3, 0x50), R1
INC
R3, \#1
MOV.W
R2, \#0x0000
MOV.W
(--R3, 0x50), R2
INC
R3, \#1
MOV.W
R0, \#0x5634
MOV.W
(--R3, 0x50), R0
INC
R3, \#1
MOV.W
R1, \#0x8118
MOV.W
(--R3, 0x50), R1

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h )}$ | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66 h | 66 h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66 h | 66 h | - | - | - | 0002 h | 3 | 0 | 0 | 1 | 0 |
| 66 h | 66 h | 5555 h | - | - | 0002 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 0000 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 0002 h | 3 | 0 | 0 | 1 | 0 |
| 55 h | 55 h | 5555 h | 1200 h | - | 0002 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | - | 0000 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | - | 0002 h | 3 | 0 | 0 | 1 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | 0000 h | 0002 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0000 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0002 h | 3 | 0 | 0 | 1 | 0 |
| 00 h | 00 h | 5634 h | 1200 h | 0000 h | 0002 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 5634 h | 1200 h | 0000 h | 0000 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 5634 h | 1200 h | 0000 h | 0002 h | 3 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 5634 h | 8118 h | 0000 h | 0002 h | 1 | 0 | 0 | 0 | 1 |
| 18 h | 81 h | 5634 h | 8118 h | 0000 h | 0000 h | 1 | 0 | 0 | 0 | 1 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

MOV[.W] (Ŕ++), Rs

| Instruction code | [0 1 1 0 0 0 0 1 1 1][d3d2d1d0 0 s2s1s0] | 6300H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rd})=\text { even data }:[\mathrm{Rd}] \leftarrow \text { Lobyte }(\mathrm{Rs}),[\mathrm{Rd}+1] \leftarrow \text { Hibyte }(\mathrm{Rs}) \\ & \text { if }(\mathrm{Rd})=\text { odd data }:[\mathrm{Rd}] \leftarrow \text { Hibyte }(\mathrm{Rs}),[\mathrm{Rd}-1] \leftarrow \text { Lobyte }(\mathrm{Rs}) \\ & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location addressed by the contents of the general-purpose register designated by Rd is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to [Rd] and the contents of the higher-order 8 bits of Rs to [Rd + 1]. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [Rd] and the contents of the lower-order 8 bits of Rs to [Rd 1]. Subsequently, the instruction increments the contents of Rd by 2.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7.
[Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0050
MOV.W R0, \#0x5555
MOV.W (R3++), R0
DEC
R3, \#1
MOV.W R1, \#0x 1200
MOV.W (R3++), R1
DEC
R3, \#1
MOV.W R2, \#0x0000
MOV.W (R3++), R2
DEC
R3, \#1
MOV.W R0, \#0x5634
MOV.W (R3++), R0
DEC R3,\#1
MOV.W R1, \#0x8118
MOV.W (R3++), R1
DEC
R3, \#1
MOV.W R2, \#0x5555
MOV.W (R3++), R2
DEC
R3, \#1

| RAM (50h) | RAM (51h) | R0 | R1 | R2 | R3 | $\begin{array}{\|l\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0052h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0052h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0052h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0052h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 34h | 56h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0052h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 18h | 81h | 5634h | 8118h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0052h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0050h | 3 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOV[.W] (Rg++, $\pm \mathbf{n}), R \underline{s}$

| Instruction code | [011000011][d3d2d1d0 1 s2s1s0][0000n11 to n8][n7 to n0] 6308H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed $), \mathrm{Rs}=3 \operatorname{bit}(\mathrm{R}$ select) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | ```if \((\operatorname{Rd} \pm n)=\) even data : \([(\mathrm{Rd} \pm \mathrm{n}) \& \mathrm{FFFFh}] \leftarrow\) Lobyte \((\mathrm{Rs}),[(\mathrm{Rd} \pm \mathrm{n}+1) \& F F F F h] \leftarrow\) Hibyte(Rs) if \((\mathrm{Rd} \pm \mathrm{n})=\) odd data : \([(R d \pm n) \& F F F F h] \leftarrow\) Hibyte \((R s),[(R d \pm n-1) \& F F F F h] \leftarrow\) Lobyte(Rs) \((\mathrm{Rd}) \leftarrow(\mathrm{Rd})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+4\)``` |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation ${ }^{* 1}$ performed on the contents of the general-purpose register designated by Rd and n is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to $[(R d \pm n) \& F F F F h]$ and the higher-order 8 bits of Rs to $[(R d \pm \mathrm{n}+1) \& F F F F h]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [ $(R d \pm n) \& F F F F h]$ and the lower-order 8 bits of Rs to [(Rd $\pm \mathrm{n}-1) \& F F F F h]$. Subsequently, the instruction increments the contents of Rd by 2.
The legitimate value range designated by Rd is from R0 to R15, that by Rs is from R0 to R7, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W
R3, \#0x0000
MOV.W
R0, \#0x5555
MOV.W
DEC
(R3++, 0x50), R0

MOV.W
R3, \#1

MOV.W
R1, \#0x1200

DEC R3, \#1
MOV.W R2, \#0x0000
MOV.W (R3++, 0x50), R2
DEC
R3, \#1
MOV.W
R0, \#0x5634
MOV.W
(R3++, 0x50), R0
DEC
R3, \#1
MOV.W R1, \#0x
MOV.W
(R3++, 0x50), R1

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \hline \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0002h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0002h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0002h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0002h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 34h | 56h | 5634h | 8118h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0002h | 1 | 0 | 0 | 0 | 1 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## Instructions

## MOV[.W] m16, \#imm16

| Instruction code |  |
| :---: | :---: |
|  | 7900 H (RAM), 7B00H(SFR) |
| Argument | m16 = 16bit (lower 8bit valid for operation code) imm16 $=16$ bit (immediate data) |
| Word count | 2 |
| Cycle count | 2 |
| Function | if "m16" is even: $(\mathrm{m} 16+1) \leftarrow$ Hibyte $(\mathrm{imm} 16),(\mathrm{m} 16) \leftarrow$ Lobyte $(\mathrm{imm} 16)$ if "m16" is odd: $(\mathrm{m} 16) \leftarrow$ Hibyte $(\mathrm{imm} 16),(\mathrm{m} 16-1) \leftarrow$ Lobyte (imm16) $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, P, S |

## [Description]

This instruction transfers 16-bit immediate data imm16 to 2-byte data memory (RAM) location or SFR (one of the registers dedicated to control the internal peripheral devices) addressed by m16.

The 2-byte destination address is determined according to the following rules:

- If m16 is an even number, the higher-order 8 bits of imm16 is transferred to the odd address (m16+1) and the lower-order 8 bits to the even address (m16).
- If m16 is an odd number, the higher-order 8 bits of imm16 is transferred to the odd address (m16) and the lower-order 8 bits to the even address (m16-1).

The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of ml 6 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7FFFH.

The basic types of generated instruction code are 7900 H (RAM) and 7B00H (SFR), respectively. The lower-order 8 bits of m16 are reflected in the behavior of the instruction code.

## [Example]

| MOV.W | $0 \times 50, \# 0 \times 5555$ |
| :--- | :--- |
| MOV.W | $0 \times 50, \# 0 \times 1200$ |
| MOV.W | $0 \times 50, \# 0 \times 0000$ |
| MOV.W | $0 \times 50, \# 0 \times 3456$ |
| MOV.W | $0 \times 50, \# 0 \times 8118$ |
| MOV.W | $0 \times 50, \# 0 \times 5555$ |


| RAM <br> (50h) | RAM <br> (51h) | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |
| 55 h | 55 h | 0 | 0 | 0 | 0 |
| 00 h | 12 h | 1 | 0 | 0 | 0 |
| 00 h | 00 h | 1 | 1 | 0 | 0 |
| 56 h | 34 h | 0 | 0 | 1 | 0 |
| 18 h | 81 h | 0 | 0 | 0 | 1 |
| 55 h | 55 h | 0 | 0 | 0 | 0 |

## MOV[.W] m16, Rs

| Instruction code | [10 X 1 s2s1s0 1][m7m6m5m4m3m2m1m0] 9100H(RAM), B100H(SFR) |
| :---: | :---: |
| Argument | $\begin{aligned} & \mathrm{m} 16=16 \text { bit }(\text { lower } 8 \text { bit valid for operation code }) \\ & \mathrm{Rs}=3 \text { bit }(\mathrm{R} \text { select }) \end{aligned}$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | if m 16 is even: $(\mathrm{m} 16+1) \leftarrow$ Hibyte(Rs), (m16) $\leftarrow$ Lobyte(Rs) if m 16 is odd: $(\mathrm{m} 16) \leftarrow$ Hibyte $(\mathrm{Rs}),(\mathrm{m} 16-1) \leftarrow$ Lobyte $(\mathrm{Rs})$ $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction transfers the contents (16 bits) of the general-purpose register designated by Rs to 2-byte data memory (RAM) location or SFR (one of the registers dedicated to control the internal peripheral devices) addressed by m16. The legitimate value range designated by Rs is from R0 to R7.

The 2-byte destination address is determined according to the following rules:

- If m 16 is an even number, the higher-order 8 bits of Rs are transferred to the odd address ( $\mathrm{m} 16+1$ ) and the lower-order 8 bits to the even address (m16).
If m 16 is an odd number, the higher-order 8 bits of Rs are transferred to the odd address (m16) and the lower-order 8 bits to the even address (m16-1).

The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m 16 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7FFFH.

The basic types of generated instruction code are 9100 H (RAM) and B100H (SFR), respectively. The lower-order 8 bits of m16 are reflected in the behavior of the instruction code.
[Example]

MOV.W R0, \#0x5555
MOV.W R3, \#0x3333
MOV.W 0x50, R0
MOV.W R1,\#0x1200
MOV.W R3, \#0x7777
MOV.W 0x50, R1
MOV.W R2, \#0x0000
MOV.W R3, \#0x3333
MOV.W 0x50, R2

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h})$ | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | 5555 h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| - | - | 5555 h | - | - | 3333 h | 3 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 3333 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | 1200 h | - | 3333 h | 1 | 1 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | 1200 h | - | 7777 h | 3 | 0 | 0 | 0 | 1 |
| 00 h | 12 h | 5555 h | 1200 h | - | 7777 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | 0000 h | 7777 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | 0000 h | 3333 h | 3 | 0 | 0 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 3333 h | 2 | 1 | 1 | 0 | 0 |

## Instructions

## MOV[.W] Rd, \#imm8

| Instruction code | $[0010 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 01][\mathrm{i} 7 \mathrm{i} 6 \mathrm{i} 5 \mathrm{i} 4 \mathrm{i} 3 \mathrm{i} 2 \mathrm{i} 1 \mathrm{i} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 8=8 \mathrm{bit}(\mathrm{immediate}$ data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow 16$ bit data(Hibyte $=00 \mathrm{H}$, Lobyte $=\#$ imm8 $),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z16}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction transfers immediate data designated by imm8 to the general-purpose register designated by Rd.
The legitimate value range designated by Rd is from R 0 to R 7 and that by imm 8 is from 0 to FFh .

## [Example]

MOV.W
R0, \#0x55
MOV.W
R1, \#0x00
MOV.W
R2, \#0x34
MOV.W
R3, \#0x8118
MOV.W
R0, \#0xFF
MOV.W
R1, \#0x33

| R0 | R1 | R2 | $\mathbf{R 3}$ | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 0055 h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 0055 h | 0000 h | - | - | 1 | 1 | 1 | 0 | 0 |
| 0055 h | 0000 h | 0034 h | - | 2 | 0 | 0 | 1 | 0 |
| 0055h | 0000h | 0034 h | 8118 h | 3 | 0 | 0 | 0 | 1 |
| 00FFh | 0000h | 0034h | 8118 h | 0 | 0 | 0 | 0 | 0 |
| 00FFh | 0033 h | 0034 h | 8118 h | 1 | 0 | 0 | 0 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .

## MOV[.W] Rd, \#imm16

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 1 & 1 & 0 & 0\end{array} 1\right]\left[\begin{array}{lll}0 & 0 & 1 \\ \hline\end{array} \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0\right][\mathrm{i} 15$ to i8][i7 to i0 $]$ |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 16=16 \mathrm{bit}(\mathrm{immediate}$ data) |
| Word count | 2 |
| Cycle count | 2 |
| Function | $(\mathrm{Rd}) \leftarrow \#$ imm16, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers immediate data designated by imm16 to the general-purpose register designated by Rd.
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm16 is from 0 to FFFF.

## [Example]

MOV.W
R0, \#0x5555
MOV.W
R1, \#0x1200
MOV.W
R2, \#0x0000
MOV.W
R3, \#0x5634
MOV.W
R0, \#0x8118
MOV.W R1, \#0x00FF
MOV.W
R2, \#0x5555

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5555h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5555h | 1200h | - | - | 1 | 1 | 0 | 0 | 0 |
| 5555h | 1200h | 0000 h | - | 2 | 1 | 1 | 0 | 0 |
| 5555h | 1200h | 0000h | 5634 h | 3 | 0 | 0 | 1 | 0 |
| 8118h | 1200h | 0000h | 5634 h | 0 | 0 | 0 | 0 | 1 |
| 8118h | 00FFh | 0000h | 5634 h | 1 | 0 | 0 | 0 | 0 |
| 8118h | 00FFh | 5555h | 5634h | 2 | 0 | 0 | 0 | 0 |

## Instructions

## MOV[.W] Rg, (Rs)

| Instruction code | [0111100001][s3s2s1s0 0 d2d1d0] | 7100H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rs})=\text { even data }: \operatorname{Hibyte}(\mathrm{Rd}) \leftarrow[\mathrm{Rs}+1], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rs}] \\ & \text { if }(\mathrm{Rs})=\text { odd data }: \operatorname{Hibyte}(\mathrm{Rd}) \leftarrow[\mathrm{Rs}], \text { Lobyte }[\mathrm{Rs}-1] \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location addressed by the contents of the general-purpose register designated by Rs is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{Rs}+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers contents of [Rs] to the higher-order 8 -bit positions of Rd and the contents of [Rs - 1] to the lower-order 8-bit positions of Rd.
The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.

## [Example]

MOV.W
R3, \#0x0050
MOV.W 0x50, \#0x5555
MOV.W R0, (R3)
MOV.W 0x50, \#0x1200
MOV.W R1, (R3)
MOV.W 0x50, \#0x0000
MOV.W R2, (R3)
MOV.W 0x50, \#0x5634
MOV.W R0, (R3)
MOV.W 0x50, \#0x8118
MOV.W R1, (R3)
MOV.W 0x50, \#0x5555
MOV.W R2, (R3)

| RAM (50h) | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 0050h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0050h | 2 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |

## <Note>

The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## MOV[.W] Rd, (--Rs)

| Instruction code |  | 6900H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \hline \text { (Rs }) \leftarrow(\mathrm{Rs})-2 \\ & \text { if }(\mathrm{Rs})=\text { even data }: \text { Hibyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rs}+1], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rs}] \\ & \text { if }(\mathrm{Rs})=\text { odd data }: \text { Hibyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rs}], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rs}-1] \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \hline \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by Rs. Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location addressed by the contents of the general-purpose register Rs is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[R s+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers contents of [Rs] to the higher-order 8 -bit positions of Rd and the contents of [Rs - 1] to the lower-order 8-bit positions of Rd.
The legitimate value range designated by Rd is from R 0 to R 7 and that by Rs is from R0 to R15.

## [Example]

MOV.W
R3, \#0x0052
MOV.W 0x50, \#0x5555
MOV.W
R0, (--R3)
INC
R3, \#1
MOV.W 0x50, \#0x1200
MOV.W
R1, (--R3)
INC
R3, \#1
MOV.W
0x50, \#0x0000
MOV.W
R2, (--R3)
INC
R3, \#1
MOV.W
0x50, \#0x5634
MOV.W
R0, (--R3)
INC
R3, \#1
MOV.W
0x50, \#0x8118
MOV.W
R1, (--R3)
INC
R3, \#1
MOV.W
0x50, \#0x5555
MOV.W
R2, (--R3)
INC
R3, \#1

| RAM (50h) | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | - | - | - | 0052h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 5555h | - | - | 0052h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0052h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | 5634h | 8118h | 0000h | 0052h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0052h | 3 | 0 | 0 | 1 | 0 |

## <Note>

The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

MOV[.W] Rg, Rs, $\pm \mathbf{n}$ )

| Instruction code |  | 7108H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rs} \pm n)=\text { even data : } \\ & \text { Hibyte }(R d) \leftarrow[(\operatorname{Rs} \pm n+1) \& F F F F h], \text { Lobyte }(R d) \leftarrow[(R s \pm n) \& F F F F h] \\ & \text { if }(R s \pm n)=\text { odd data : } \\ & \text { Hibyte }(R d) \leftarrow[(\operatorname{Rs} \pm n) \& F F F F h], \text { Lobyte }(R d) \leftarrow[(\operatorname{Rs} \pm n-1) \& F F F F h] \\ & (P C) \leftarrow(P C)+4 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation*1 performed on the contents of the general-purpose register designated by Rs and n is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of [ $(\mathrm{Rs} \pm \mathrm{n}+1) \& \mathrm{FFFFh}]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers contents of [(Rs $\pm \mathrm{n}) \& F F F F h]$ to the higher-order 8-bit positions of Rd and the contents of [(Rs $\pm \mathrm{n}-1) \& F F F F h]$ to the lower-order 8-bit positions of Rd.
The legitimate value range designated by Rd is from R 0 to R 7 , that by Rs is from R 0 to R 15 , and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOV.W R0, (R3, 0x50)
MOV.W 0x50, \#0x 1200
MOV.W
R1, (R3, 0x50)
MOV.W
0x50, \#0x0000
MOV.W
R2, (R3, 0x50)
MOV.W 0x50, \#0x5634
MOV.W R0, (R3, 0x50)
MOV.W 0x50, \#0x8118
MOV.W R1, (R3, 0x50)
MOV.W 0x50, \#0x5555
MOV.W R2, (R3, 0x50)

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | - | - | - | 0000h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 0000h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0000h | 2 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 5634h | 8118h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0000h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

MOV[.W] Rd, (--Rs, $\pm \mathbf{n})$

| Instruction code | [011101001][s3s2s1s0 1 d2d1d0][0000nn1 to n8][n7 to n0] | 6908H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{n}=12 \mathrm{bit}$ (signed) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | ```(Rs) \(\leftarrow(\mathrm{Rs})-2\) if \((R s \pm n)=\) even data : Hibyte \((\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}+1) \& F F F F h]\), Lobyte \((\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}) \& F F F F h]\) if \((\mathrm{Rs} \pm \mathrm{n})=\) odd data : Hibyte \((\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}) \& F F F F h]\), Lobyte \((\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}-1) \& F F F F h]\) \(((\mathrm{PC}) \leftarrow(\mathrm{PC})+4\)``` |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by Rs. Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation*1 performed on the contents of the general-purpose register Rs and n is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of [(Rs $\pm \mathrm{n}+1) \& F F F F h$ ] to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers contents of [(Rs $\pm$ $\mathrm{n}) \& F F F F h]$ to the higher-order 8 -bit positions of Rd and the contents of [(Rs $\pm \mathrm{n}-1) \& F F F F h]$ to the lower-order 8-bit positions of Rd.
The legitimate value range designated by Rd is from R0 to R7, that by Rs is from R0 to R15, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.

## [Example]

MOV.W R3, \#0x0002
MOV.W 0x50, \#0x5555
MOV.W
R0, (--R3, 0x50)
INC
R3, \#1
MOV.W
0x50, \#0x 1200
MOV.W
R1, (--R3, 0x50)
INC
R3, \#1
MOV.W
0x50, \#0x0000
MOV.W
R2, (--R3, 0x50)
INC
R3, \#1
MOV.W 0x50, \#0x5634
MOV.W R0, (--R3, 0x50)
INC
R3, \#1
MOV.W
0x50, \#0x8118
MOV.W
R1, (--R3, 0x50)

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0002h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | - | - | - | 0002h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0002h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 5555h | - | - | 0002h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0002h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0002h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0002h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0002h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0002h | 3 | 0 | 0 | 1 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0002h | 3 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |

## <Note>

This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

MOV[.W] Rd, (Rs_++)

| Instruction code | [0110000001][s3s2s1s0 0 d2d1d0] | 6100H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | If $($ Rs $)=$ even data $:$ Hibyte $(R d) \leftarrow[$ Rs +1$]$, Lobyte $(R d) \leftarrow[$ Rs $]$ If $(R s)=$ odd data $:$ Hibyte $(R d) \leftarrow[R s]$, Lobyte $(R d) \leftarrow[R s-1]$ $(R s) \leftarrow(R s)+2,(P C) \leftarrow($ PC $)+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location addressed by the contents of the general-purpose register designated by Rs is an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{Rs}+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers contents of [Rs] to the higher-order 8-bit positions of Rd and the contents of [Rs - 1] to the lower-order 8-bit positions of Rd. Subsequently, the instruction increments the contents of Rs by 2.
The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.

## [Example]

MOV.W
R3, \#0x0050
MOV.W
$0 \times 50$, \#0x5555
MOV.W
R0, (R3++)
DEC
R3, \#1
MOV.W 0x50, \#0x 1200
MOV.W
R1, (R3++)
DEC
R3, \#1
MOV.W 0x50, \#0x0000
MOV.W
R2, (R3++)
DEC
R3, \#1
MOV.W
0x50, \#0x5634
MOV.W
R0, (R3++)
DEC
R3, \#1
MOV.W 0x50, \#0x8118
MOV.W
R1, (R3++)
DEC
R3, \#1
MOV.W 0x50, \#0x5555
MOV.W
R2, (R3++)
DEC
R3, \#1

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0052h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 0050h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0052h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0050h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0052h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0052h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0052h | 1 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0052h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0050h | 3 | 0 | 0 | 0 | 0 |

## <Note>

The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

MOV[.W] Rd, (Rs++, $\underline{\underline{\mathbf{s}}}$ )

| Instruction code | [011100001][s3s2s1s0 1 d2d1d0][0000n11 to n8][n7 to n0] 6108H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{n}=12 \mathrm{bit}$ (signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rs} \pm \mathrm{n})=\text { even data : } \\ & \quad \text { Hibyte }(\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}+1) \& F F F F h], \text { Lobyte }(\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}) \& F F F F h] \\ & \text { if }(\mathrm{Rs} \pm \mathrm{n})=\text { odd data : } \\ & \quad \text { Hibyte }(\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}) \& F F F F h], \text { Lobyte }(\mathrm{Rd}) \leftarrow[(\mathrm{Rs} \pm \mathrm{n}-1) \& F F F F h] \\ & (\mathrm{Rs}) \leftarrow(\mathrm{Rs})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \end{aligned}$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the address derived by the arithmetic operation*1 performed on the contents of the general-purpose register designated by Rs and $n$ is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of [ $(\mathrm{Rs} \pm \mathrm{n}+1) \& \mathrm{FFFFh}]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers contents of [(Rs $\pm \mathrm{n}) \& F F F F h]$ to the higher-order 8-bit positions of Rd and the contents of [(Rs $\pm \mathrm{n}-1) \& F F F F h]$ to the lower-order 8-bit positions of Rd. Subsequently, the instruction increments the contents of Rs by 2.
The legitimate value range designated by Rd is from R0 to R7, that by Rs is from R0 to R15, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from a 16-bit arithmetic operation is ignored.

## [Example]

MOV.W
R3, \#0x0000
MOV.W 0x50, \#0x5555
MOV.W
R0, (R3++, 0x50)
DEC
R3, \#1
MOV.W
0x50, \#0x 1200
MOV.W R1, (R3++, 0x50)
DEC
R3, \#1
MOV.W
0x50, \#0x0000
MOV.W
R2, (R3++, 0x50)
DEC
R3, \#1
MOV.W
0x50, \#0x5634
MOV.W R0, (R3++, 0x50)
DEC
R3, \#1
MOV.W 0x50, \#0x8118
MOV.W R1, (R3++, 0x50)
DEC
R3, \#1
MOV.W 0x50, \#0x5555
MOV.W R2, (R3++, 0x50)
DEC

R3, \#1

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h )}$ | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 55 h | 55 h | - | - | - | 0000 h | 3 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 0002 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 12 h | 5555 h | - | - | 0000 h | 3 | 1 | 0 | 0 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | - | 0002 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 12 h | 5555 h | 1200 h | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | - | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0002 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 34 h | 56 h | 5555 h | 1200 h | 0000 h | 0000 h | 3 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 5634 h | 1200 h | 0000 h | 0002 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 56 h | 5634 h | 1200 h | 0000 h | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 18 h | 81 h | 5634 h | 1200 h | 0000 h | 0000 h | 3 | 0 | 0 | 0 | 1 |
| 18 h | 81 h | 5634 h | 8118 h | 0000 h | 0002 h | 1 | 0 | 0 | 0 | 1 |
| 18 h | 81 h | 5634 h | 8118 h | 0000 h | 0000 h | 3 | 1 | 1 | 0 | 0 |
| 55 h | 55 h | 5634 h | 8118 h | 0000 h | 0000 h | 3 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5634 h | 8118 h | 5555 h | 0002 h | 2 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5634 h | 8118 h | 5555 h | 0000 h | 3 | 1 | 1 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents to program memory (ROM) to Rd.

MOV[.W] Rd, m16


## [Description]

This instruction transfers the contents of 2-byte data memory (RAM) location or SFR (one of the registers dedicated to control the internal peripheral devices) designated by m16 to the lower-order 8-bit positions of the general-purpose register designated by Rd. The legitimate value range designated by Rd is from R0 to R7. The 2-byte destination address is determined according to the following rules:

- If m16 is an even number, the contents of the odd address ( $\mathrm{m} 16+1$ ) are transferred to the higher-order 8 -bit positions of Rd and those of the even address ( m 16 ) to the lower-order 8-bit positions of Rd.
- If m 16 is an odd number, the contents of the odd address ( m 16 ) are transferred to the higher-order 8 -bit positions of Rd and those of the even address (m16-1) to the lower-order 8-bit positions of Rd.
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of m16 (second operand data).
- When specifying a RAM location, specify m 16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7FFFH.

The basic types of generated instruction code are 8100 H (RAM) and A100H (SFR), respectively. The lower-order 8 bits of m 16 are reflected in the behavior of the instruction code.

## [Example]

MOV.W 0x50, \#0x05555
MOV.W R3, \#05555
MOV.W
R0, $0 \times 50$
MOV.W 0x50, \#0x1200
MOV.W R3, \#06666
MOV.W
R1, $0 \times 50$
MOV.W
0x50, \#0x0000
MOV.W R3, \#0x3333
MOV.W
R2, $0 \times 50$
MOV.W
0x50, \#0x3456
MOV.W R3, \#0x6655
MOV.W R0, 0x50
MOV.W 0x50, \#0x8118
MOV.W R3, \#0x3366
MOV.W R1, 0x50
MOV.W 0x50, \#0x5555
MOV.W R3, \#0x6355
MOV.W R2, 0x50

| RAM (50h) | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { NO } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 55h | 55h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 5555h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 5555h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 5555h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 6666h | 3 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 6666h | 1 | 1 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 6666h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 3333h | 3 | 0 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 3333h | 2 | 1 | 1 | 0 | 0 |
| 56h | 34h | 5555h | 1200h | 0000h | 3333h | 2 | 0 | 0 | 1 | 0 |
| 56h | 34h | 5555h | 1200h | 0000h | 6655h | 3 | 0 | 0 | 0 | 0 |
| 56h | 34h | 3456h | 1200h | 0000h | 6655h | 0 | 0 | 0 | 1 | 0 |
| 18h | 81h | 3456h | 1200h | 0000h | 6655h | 0 | 0 | 0 | 0 | 1 |
| 18h | 81h | 3456h | 1200h | 0000h | 3366h | 3 | 0 | 0 | 0 | 0 |
| 18h | 81h | 3456h | 8118h | 0000h | 3366h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 3456h | 8118h | 0000h | 3366h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 3456h | 8118h | 0000h | 6355h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 3456h | 8118h | 5555h | 6355h | 2 | 0 | 0 | 0 | 0 |

## MOV[.W] Rx, \#imm8

| Instruction code |  | 4700H |
| :---: | :---: | :---: |
| Argument | imm8 $=8$ bit(immediate data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | (Rx) $\leftarrow 16$ bit data(Hibyte $=00 \mathrm{H}$, Lobyte $=\#$ imm 8 ), | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | Z8, Z16, P, S |  |

## [Description]

This instruction transfers immediate data designated by imm8 to the general-purpose register Rx designated indirectly by the value of bits 12 to 15 (N0 to N3) of the PSW.
The legitimate value range designated by imm8 is from 0 to FF.

## [Example]

MOV.W
R3, \#0x3456
MOV.W
R2, \#0x2222
MOV.W
R1, \#0x1111
MOV.W
R0, \#0x0000
MOV.W
0x50, \#0x6666
MOV.W
Rx, \#0x55
DEC
R1
MOV.W
Rx, \#0x00
INC
R2
MOV.W
Rx, \#0x34
SWPB
R3
MOV.W
Rx, \#0x81
MOV.W 0x50, \#0x8118
MOV.W Rx, \#0xFF
NOT R0
MOV.W Rx, \#0x55

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 3456h | 3 | 0 | 0 | 1 | 0 |
| - | - | - | - | 2222h | 3456h | 2 | 0 | 0 | 0 | 0 |
| - | - | - | 1111h | 2222h | 3456h | 1 | 0 | 0 | 0 | 0 |
| - | - | 0000h | 1111h | 2222h | 3456h | 0 | 1 | 1 | 0 | 0 |
| 66h | 66h | 0000h | 1111h | 2222h | 3456h | 0 | 0 | 0 | 0 | 0 |
| 66h | 66h | 0055h | 1111h | 2222h | 3456h | 0 | 0 | 0 | 0 | 0 |
| 66h | 66h | 0055h | 1110h | 2222h | 3456h | 1 | 0 | 0 | 1 | 0 |
| 66h | 66h | 0055h | 0000h | 2222h | 3456h | 1 | 1 | 1 | 0 | 0 |
| 66h | 66h | 0055h | 0000h | 2223h | 3456h | 2 | 0 | 0 | 1 | 0 |
| 66h | 66h | 0055h | 0000h | 0034h | 3456h | 2 | 0 | 0 | 1 | 0 |
| 66h | 66h | 0055h | 0000h | 0034h | 5634h | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 0055h | 0000h | 0034h | 0081h | 3 | 0 | 0 | 0 | 0 |
| 18h | 81h | 0055h | 0000h | 0034h | 0081h | 3 | 0 | 0 | 0 | 1 |
| 18h | 81h | 0055h | 0000h | 0034h | 00 FFh | 3 | 0 | 0 | 0 | 0 |
| 18h | 81h | $\begin{gathered} \text { FFAA } \\ \mathrm{h} \end{gathered}$ | 0000h | 0034h | 00FFh | 0 | 0 | 0 | 0 | 1 |
| 18h | 81h | 0055h | 0000h | 0034h | 00FFh | 0 | 0 | 0 | 0 | 0 |

## <Note>

The higher-order 8-bit positions of Rx are loaded with 00 H .

## Instructions

MOVF.B (Rg, Rg, $\pm \mathbf{n}$ ), R $\underline{s}$

| Instruction code | $[01110110][d 3 d 2 d 1 d 01 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0][0 \mathrm{~b} 2 \mathrm{~b} 1 \mathrm{~b} 0 \mathrm{n} 11$ to n 8$][\mathrm{n} 7 \mathrm{to} \mathrm{n} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rd}=4$ bit(R select), $\mathrm{n}=12$ bit(signed), Rs = 3bit(R select) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}] \leftarrow$ Lobyte $(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z}, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers the contents of the lower-order 8 bits of the general-purpose register designated by Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address of which the higher-order 16 bits are the contents of the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rd and n . The legitimate value range designated by Rd is from R0 to R15, that by Rb is from R8 to R13, that by Rs is from R0 to R7, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

| MOV.W | 0x50, \#0x6666 | 66h | 66h | - | - | - | - | - | - | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV.W | R3, \#0x0000 | 66h | 66h | - | - | - | 0000h | - | 3 | 1 | 1 | 0 | 0 |
| MOV.W | R0, \#0x5555 | 66h | 66h | 5555h | - | - | 0000h | - | 0 | 0 | 0 | 0 | 0 |
| MOV.W | R8, \#0x0000 | 66h | 66h | 5555h | - | - | 0000h | 0000h | 8 | 1 | 1 | 0 | 0 |
| MOVF.B | (R8, R3, 0x50), R0 | 55h | 66h | 5555h |  | - | 0000h | 0000h | 0 | 0 | 0 | 0 | 0 |
| MOV.W | R1, \#0x1200 | 55h | 66h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 0 | 0 | 0 |
| MOVF.B | (R8, R3, 0x50), R1 | 00h | 66h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 1 | 0 | 0 |
| MOV.W | R2, \#0x0000 | 00h | 66h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| MOVF.B | (R8, R3, 0x50), R2 | 00h | 66h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| MOV.W | R0, \#0x5634 | 00h | 66h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| MOVF.B | (R8, R3, 0x50), R0 | 34h | 66h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| MOV.W | R1, \#0x 1881 | 34h | 66h | 5634h | 1881h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| MOVF.B | (R8, R3, 0x50), R1 | 81h | 66h | 5634h | 1881h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| MOV.W | R2, \#0x5555 | 81h | 66h | 5634h | 1881h | 5555h | 0000h | 0000h | 2 | 0 | 0 | 0 | 0 |
| MOVF.B | (R8, R3, 0x50), R2 | 55h | 66h | 5634h | 1881h | 5555h | 0000h | 0000h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

MOVF.B (Rb, --Rg, $\pm \mathbf{n}$ ), Rs

| Instruction code | [0 1 1 0 0 1 1 1 0][d3d2d1d0 1 s2s1s0][0 b2b1b0 n11 to n8][n7 to n0] 6E08H |
| :---: | :---: |
| Argument | $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})-1, \text { if Borrow }:(\mathrm{Rb}) \leftarrow(\mathrm{Rb})-1 \\ & {[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}] \leftarrow \text { Lobyte }(\mathrm{Rs})} \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \\ & \hline \end{aligned}$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register Rd. Rd is decremented if a borrow occurs as the result of the subtraction performed on Rd.
Subsequently, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address of which the higher-order 16 bits are the contents of the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rd and $n$. The legitimate value range designated by $R d$ is from $R 0$ to $R 15$, that by $R b$ is from $R 8$ to $R 13$, that by Rs is from R0 to R7, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W
0x50, \#0x6666
MOV.W
R3, \#0x0001
MOV.W
R0, \#0x5555
MOV.W R8, \#0x0000
MOVF.B (R8, --R3, 0x50), R0
INC R3
MOV.W R1, \#0x1200
MOVF.B (R8, --R3, 0x50), R1
INC R3
MOV.W R2, \#0x0000
MOVF.B (R8, --R3, 0x50), R2
INC R3
MOV.W R0, \#0x5634
MOVF.B (R8, --R3, 0x50), R0
INC R3
MOV.W R1, \#0x1881
MOVF.B (R8, --R3, 0x50), R1
INC R3
MOV.W R2, \#0x5555
MOVF.B (R8, --R3, 0x50), R2
INC R3

| $\begin{array}{\|l} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (51 \mathrm{~h}) \end{array}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \\ \hline \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0001h | - | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5555h | - | - | 0001h | - | 0 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h |  |  | 0001h | 0000h | 8 | 1 | 1 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0000h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 55h | 66h | 5555h | 1200h | - | 0001h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0001h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 00h | 66h | 5634h | 1200h | 0000h | 0001h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0001h | 0000h | 1 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 81h | 66h | 5634h | 1881h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 81h | 66h | 5634h | 1881h | 5555h | 0001h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0000h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## Instructions

## 

| Instruction code | $\left[\begin{array}{lll}01100110][d 3 d 2 d 1 d 01 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0][0 \mathrm{~b} 2 \mathrm{~b} 1 \mathrm{~b} 0 \mathrm{n} 11 \text { to } \mathrm{n} 8][\mathrm{n} 7 \text { to } \mathrm{n} 0] & 6608 \mathrm{H} \\ \hline \text { Argument } & \mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb} \text { select), } \mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \mathrm{select),n=12} \mathrm{bit(signed),} \mathrm{Rs} \mathrm{=} \mathrm{3bit(R} \mathrm{select)} \\ \hline \text { Word count } & 2 \\ \hline \text { Cycle count } & 3 \text { or } 4 \\ \hline \text { Function } & \begin{array}{l}{[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}] \leftarrow \text { Lobyte }(\mathrm{Rs})} \\ (\mathrm{Rd}) \leftarrow(\mathrm{Rd})+1, \text { if Carry }:(\mathrm{Rb}) \leftarrow(\mathrm{Rb})+1 \\ (\mathrm{PC}) \leftarrow(\mathrm{PC})+4\end{array} \\ \hline \text { Affected flags } & \mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0 \text { to } \mathrm{N} 3 \\ \hline\end{array} \mathrm{l}\right.$ |
| :--- | :--- |

## [Description]

This instruction transfers the contents of the lower-order 8 bits of the general-purpose register designated by Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address of which the higher-order 16 bits are the contents of the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation*1 performed on the contents of Rd and $n$. Subsequently, the contents of Rd are incremented by $1 . \mathrm{Rb}$ is incremented if a carry occurs as the result of the addition performed on Rd.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rb is from R 8 to R 13 , that by Rs is from R0 to R7, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0000
MOV.W R0, \#0x5555
MOVF.B (R8, R3++, 0x50), R0
DEC R3
MOV.W R1, \#0x1200
MOVF.B (R8, R3++, 0x50), R1
DEC R3
MOV.W R2, \#0x0000
MOVF.B (R8, R3++, 0x50), R2
DEC R3
MOV.W R0, \#0x5634
MOVF.B (R8, R3++, 0x50), R0
DEC R3
MOV.W R1, \#0x1881
MOVF.B (R8, R3++, 0x50), R1
DEC R3
MOV.W R2, \#0x5555
MOVF.B (R8, R3++, 0x50), R2
DEC R3

| $\begin{array}{\|l} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (51 \mathrm{~h}) \end{array}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |  | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0000h | - | 3 | 1 | 1 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0000h | - | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0001h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 66h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0001h | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0001h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0001h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 0000h | 0001h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 81h | 66h | 5634h | 1881h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 5555h | 0000h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0001h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5634h | 1881h | 5555h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOVF.B (Rd), Rs

| Instruction code | $\left[\begin{array}{lll\|}0 & 1 & 1\end{array} 01110\right][d 3 d 2 d 1 d 00$ s2s1s0 $]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), Rs $=3$ bit(R select $)$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | $[\mathrm{R} 8 \ll 16+\mathrm{Rd}] \leftarrow$ Lobyte $(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction transfers the contents of the lower-order 8 bits of the general-purpose register designated by Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7.
[Example]

MOV.W
0x50, \#0x6666
MOV.W
R3, \#0x0050
MOV.W
R0, \#0x5555
MOVF.B
(R3), R0
MOV.W
R1, \#0x1200
MOVF.B
(R3), R1
MOV.W
R2, \#0x0000
MOVF.B (R3), R2
MOV.W R0, \#0x5634
MOVF.B (R3), R0
MOV.W R1, \#0x1881
MOVF.B (R3), R1
MOV.W R2, \#0x5555
MOVF.B (R3), R2

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (51h) } \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \\ \hline \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 66h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 66h | 5555h | 1200h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 66h | 0055h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 0055h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 66h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0050h | 1 | 0 | 0 | 0 | 0 |
| 34h | 66h | 5634h | 1881h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 34h | 66h | 5634h | 1881h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 81h | 66h | 5634h | 1881h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |

## <Note>

In this case, Rb 0 refers to R 8 .
This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## Instructions

## MOVF.B (--Rd), Rs

| Instruction code | $[01101110][d 3 d 2 d 1 d 00$ s2s1s0] |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), Rs $=3 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | (Rd $) \leftarrow(\mathrm{Rd})-1$, if Borrow $:(\mathrm{R} 8) \leftarrow(\mathrm{R} 8)-1$ <br> $[\mathrm{R} 8 \ll 16+\mathrm{Rd}] \leftarrow$ Lobyte(Rs $)$ <br> $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register designated by Rd. R8 is decremented if a borrow occurs as the result of the subtraction performed on Rd.
Subsequently, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address of which the higher-order 16 bits are the contents of R 8 ( Rb 0 ) and the lower-order 16 bits are the contents of Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0051
MOV.W R0, \#0x5555
MOVF.B (--R3), R0
MOV.W R3
MOVF.B R1, \#0x 1200
MOV.W (--R3), R1
MOVF.B R3
MOV.W R2, \#0x0000
MOVF.B (--R3), R2
MOV.W R3
MOVF.B R0, \#0x5634
MOV.W (--R3), R0
MOVF.B R3
MOV.W R1, \#0x1881
MOVF.B (--R3), R1

| RAM <br> (50h) | RAM <br> (51h) | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66 h | 66 h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66 h | 66 h | - | - | - | 0051 h | 3 | 0 | 0 | 1 | 0 |
| 66 h | 66 h | 5555 h | - | - | 0051 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5555 h | - | - | 0050 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5555 h | - | - | 0051 h | 3 | 0 | 0 | 1 | 0 |
| 55 h | 66 h | 5555 h | 1200 h | - | 0051 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | - | 0050 h | 1 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | - | 0051 h | 3 | 0 | 0 | 1 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | 0000 h | 0051 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | 0000 h | 0050 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | 0000 h | 0051 h | 3 | 0 | 0 | 1 | 0 |
| 00 h | 66 h | 5634 h | 1200 h | 0000 h | 0051 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1200 h | 0000 h | 0050 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1200 h | 0000 h | 0051 h | 3 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1881 h | 0000 h | 0051 h | 1 | 0 | 0 | 0 | 0 |
| 81h | 66 h | 5634 h | 1881 h | 0000 h | 0050 h | 1 | 0 | 0 | 0 | 1 |

## <Note>

In this case, Rb 0 refers to R 8 .
This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOVF.B (Rg++), Ŕㅗㅇ

| Instruction code | [0 1 1 0 0 1 1 0][d3d2d1d0 0 s 2 s 1 s 0 ] | 6600H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \hline[\mathrm{R} 8 \ll 16+\mathrm{Rd}] \leftarrow \text { Lobyte }(\mathrm{Rs}) \\ & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})+1, \text { if Carry }:(\mathrm{R} 8) \leftarrow(\mathrm{R} 8)+1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \hline \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction transfers the contents of the lower-order 8 bits of the general-purpose register designated by Rs to the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address of which the higher-order 16 bits are the contents of R 8 ( Rb 0 ) and the lower-order 16 bits are the contents of Rd. Subsequently, the instruction adds 1 to the contents of Rd. R8 is incremented if a carry occurs as the result of the addition performed on Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0050
MOV.W R0, \#0x5555
MOVF.B (R3++), R0
DEC R3
MOV.W R1, \#0x1200
MOVF.B (R3++), R1
DEC R3
MOV.W R2, \#0x0000
MOVF.B (R3++), R2
DEC R3
MOV.W R0, \#0x5634
MOVF.B (R3++), R0
DEC R3
MOV.W R1, \#0x 1881
MOVF.B (R3++), R1
DEC R3
MOV.W R2, \#0x5555
MOVF.B (R3++), R2
DEC R3

| RAM <br> (50h) | RAM <br> (51h) | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66 h | 66 h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66 h | 66 h | - | - | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 66 h | 66 h | 5555 h | - | - | 0050 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5555 h | - | - | 0051 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5555 h | - | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 55h | 66 h | 5555 h | 1200 h | - | 0050 h | 1 | 1 | 0 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | - | 0051 h | 1 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | 0000 h | 0050 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | 0000 h | 0051 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 66 h | 5555 h | 1200 h | 0000 h | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 00 h | 66 h | 5634 h | 1200 h | 0000 h | 0050 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1200 h | 0000 h | 0051 h | 0 | 0 | 0 | 1 | 0 |
| 34 h | 66 h | 5634 h | 1200 h | 0000 h | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 34 h | 66 h | 5634 h | 1881 h | 0000 h | 0050 h | 1 | 0 | 0 | 0 | 0 |
| 81 h | 66 h | 5634 h | 1881 h | 0000 h | 0051 h | 1 | 0 | 0 | 0 | 1 |
| 81 h | 66 h | 5634 h | 1881 h | 0000 h | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 81 h | 66 h | 5634 h | 1881 h | 5555 h | 0050 h | 2 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5634 h | 1881 h | 5555 h | 0051 h | 2 | 0 | 0 | 0 | 0 |
| 55 h | 66 h | 5634 h | 1881 h | 5555 h | 0050 h | 3 | 0 | 0 | 0 | 0 |

## <Note>

In this case, Rb 0 refers to R 8 .
This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## Instructions

MOVF.B Rd, (Rb, Rg, $\pm \mathbf{n})$

| Instruction code |  |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | Lobyte (Rd) $\leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}],(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rs and $n$, to the lower-order 8 -bit positions of the general-purpose register Rd.
The legitimate value range designated by $R d$ is from $R 0$ to $R 7$, that by $R b$ is from $R 8$ to $R 13$, that by $R s$ is from R0 to R15, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOVF.B R0, (R8, R3, 0x50)
MOV.W 0x50, \#0x 1200
MOVF.B R1, (R8, R3, 0x50)
MOV.W 0x50, \#0x0000
MOVF.B R2, (R8, R3, 0x50)
MOV.W 0x50, \#0x5634
MOVF.B R0, (R8, R3, 0x50)
MOV.W 0x50, \#0x1881
MOVF.B R1, (R8, R3, 0x50)
MOV.W 0x50, \#0x5555
MOVF.B R2, (R8, R3, 0x50)

| RAM <br> $\mathbf{( 5 0 h})$ | $\mathbf{R A M}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{( 5 1 h})$ |  | RO

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## MOVF.B R $\underline{\text { d }},(\mathbf{R} \underline{\mathbf{b}},--\mathrm{R} \underline{\mathbf{s}}, \underline{\mathbf{n}})$

| Instruction code | [0 1 1 0 1 1 0 0][s3s2s1s0 1 d2d1d0][0 b2b1b0 n11 to n8][n7 to n0] 6C08H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & (\mathrm{Rs}) \leftarrow(\mathrm{Rs})-1, \text { if Borrow }:(\mathrm{Rb}) \leftarrow(\mathrm{Rb})-1 \\ & \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}] \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \end{aligned}$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register designated by Rs. Rb is decremented if a borrow occurs as the result of the subtraction performed on Rs.
Subsequently, the instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the base register $(\mathrm{Rb})$ and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rs and n , to the lower-order 8 -bit positions of the general-purpose register Rd.
The legitimate value range designated by $R d$ is from $R 0$ to $R 7$, that by $R b$ is from $R 8$ to $R 13$, that by $R s$ is from R0 to R15, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

| MOV.W | R3, \#0x0001 | - | - | - | - | - | 0001h | - | 3 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV.W | 0x50, \#0x5555 | 55h | 55h | - | - | - | 0001h | - | 3 | 0 | 0 | 0 | 0 |
| MOVF.B | R0, (R8, --R3, 0x50) | 55h | 55h | 0055h | - | - | 0000h | 0000h | 0 | 0 | 0 | 0 | 0 |
| INC | R3 | 55h | 55h | 0055h | - | - | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | 0x50, \#0x 1200 | 00h | 12h | 0055h | - | - | 0001h | 0000h | 3 | 1 | 0 | 0 | 0 |
| MOVF.B | R1, (R8, --R3, 0x50) | 00h | 12h | 0055h | 0000h | - | 0000h | 0000h | 1 | 1 | 1 | 0 | 0 |
| INC | R3 | 00h | 12h | 0055h | 0000h | - | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | 0x50, \#0x0000 | 00h | 00h | 0055h | 0000h | - | 0001h | 0000h | 3 | 1 | 1 | 0 | 0 |
| MOVF.B | R2, (R8, --R3, 0x50) | 00h | 00h | 0055h | 0000h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| INC | R3 | 00h | 00h | 0055h | 0000h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | 0x50, \#0x5634 | 34h | 56h | 0055h | 0000h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| MOVF.B | R0, (R8, --R3, 0x50) | 34h | 56h | 0034h | 0000h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| INC | R3 | 34h | 56h | 0034h | 0000h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | 0x50, \#0x1881 | 81h | 18h | 0034h | 0000h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 0 | 0 |
| MOVF.B | R1, (R8, --R3, 0x50) | 81h | 18h | 0034h | 0081h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| INC | R3 | 81h | 18h | 0034h | 0081h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |
| MOV.W | 0x50, \#0x5555 | 55h | 55h | 0034h | 0081h | 0000h | 0001h | 0000h | 3 | 0 | 0 | 0 | 0 |
| MOVF.B | R2, (R8, --R3, 0x50) | 55h | 55h | 0034h | 0081h | 0055h | 0000h | 0000h | 2 | 0 | 0 | 0 | 0 |
| INC | R3 | 55h | 55h | 0034h | 0081h | 0055h | 0001h | 0000h | 3 | 0 | 0 | 1 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## Instructions

MOVF.B Rd, (Rb, Ŕㅗ++, $\pm \mathbf{n})$

| Instruction code | [01110010c0][s3s2s1s0 1 d2d1d0][0 b2b1b0 n11 to n8][n7 to n0] 6408H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{Rb}=3 \operatorname{bit}(\mathrm{Rb}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}($ signed $)$ |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | $\begin{aligned} & \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}] \\ & (\mathrm{Rs}) \leftarrow(\mathrm{Rs})+1, \text { if Carry }:(\mathrm{Rb}) \leftarrow(\mathrm{Rb})+1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \\ & \hline \end{aligned}$ |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation*1 performed on the contents of Rs and $n$, to the lower-order 8-bit positions of the general-purpose register Rd. Subsequently, the instruction adds 1 to the contents of Rs. Rb is incremented if a carry occurs as the result of the addition performed on Rs.
The legitimate value range designated by $R d$ is from $R 0$ to $R 7$, that by $R b$ is from $R 8$ to $R 13$, that by $R s$ is from R0 to R15, and that by $n$ is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOVF.B R0, (R8, R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x1200
MOVF.B R1, (R8, R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x0000
MOVF.B R2, (R8, R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x5634
MOVF.B R0, (R8, R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x1881
MOVF.B R1, (R8, R3++, 0x50)
DEC R3
MOV.W 0x50, \#0x5555
MOVF.B R2, (R8, R3++, 0x50)
DEC R3

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|l\|l\|} \hline \text { N3 to } \\ \hline \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - |  |  | - |  | - |  |
| - | - | - | - | - | 0000h | - | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | - | - | - | 0000h | - | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0001h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 12h | 0055h | - | - | 0000h | 0000h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0001h | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0001h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0000h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0001h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0000h | 0000h | 3 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0081h | 0000h | 0001h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 81h | 18h | 0034h | 0081h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0000h | 0000h | 0000h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0001h | 0000h | 2 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |

## <Note>

The higher-order 8 bits of Rd are loaded with 00 H .
This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## MOVF.B Rd, (Rs)

| Instruction code | $[01110100][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 00 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ ), Rs $=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}]$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | Lobyte $(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}],(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of the general-purpose register designated by Rs, to the lower-order 8-bit positions of the general-purpose register Rd.
The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.
[Example]

MOV.W R3, \#0x0050
MOV.W 0x50, \#0x5555
MOVF.B R0, (R3)
MOV.W 0x50, \#0x1200
MOVF.B R1, (R3)
MOV.W $0 \times 50$, \#0x0000
MOVF.B R2, (R3)
MOV.W 0x50, \#0x5634
MOVF.B R0, (R3)
MOV.W 0x50, \#0x1881
MOVF.B R1, (R3)
MOV.W 0x50, \#0x5555
MOVF.B R2, (R3)

| $\begin{array}{\|l} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 0055h | - | - | 0050h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0050h | 2 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0050h | 0 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0081h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 0034h | 0081h | 0000h | 0050h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0034h | 0081h | 0055h | 0050h | 2 | 0 | 0 | 0 | 0 |

## <Note>

In this case, Rb0 refers to R8.
The higher-order 8 bits of Rd are loaded with 00 H .
The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## Instructions

## MOVF.B Rd, (--Rs)

| Instruction code | [0111011100][s3s2s1s0 0 d2d1d0] | 6C00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | (Rs) $\leftarrow(\mathrm{Rs})-1$, if Borrow : (R8) $\leftarrow$ (R8)-1 <br> Lobyte (Rd) $\leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}]$ <br> $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 1 from the contents of the general-purpose register designated by Rs. R8 is decremented if a borrow occurs as the result of the subtraction performed on Rs.
Subsequently, the instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of Rs, to the lower-order 8-bit positions of the general-purpose register Rd.
The legitimate value range designated by Rd is from R 0 to R 7 and that by Rs is from R 0 to R 15 .

## [Example]

MOV.W R3, \#0x0051
MOV.W 0x50, \#0x5555
MOVF.B R0, (--R3)
INC R3
MOV.W 0x50, \#0x 1200
MOVF.B R1, (--R3)
INC R3
MOV.W 0x50, \#0x0000
MOVF.B R2, (--R3)
INC R3
MOV.W 0x50, \#0x5634
MOVF.B R0, (--R3)
INC R3
MOV.W 0x50, \#0x1881
MOVF.B R1, (--R3)

| $\begin{array}{\|l\|} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { NO } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - |  |
| - | - | - | - | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | - | - | - | 0051h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| 12h | 00h | 0055h | - | - | 0051h | 3 | 1 | 0 | 0 | 0 |
| 12h | 00h | 0055h | 0000h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 12h | 00h | 0055h | 0000h | - | 0051h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0051h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 56h | 34h | 0055h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 56h | 34h | 0034h | 0000h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 56h | 34h | 0034h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 1 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0051h | 3 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0081h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |

## <Note>

In this case, Rb 0 refers to R 8 .
The higher-order 8 bits of Rd are loaded with 00 H .
The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## MOVF.B Rd, (Rs++)

| Instruction code | $[01100100][$ [s3s2s1s0 0 d2d1d0 $]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=3$ bit $(\mathrm{R} \mathrm{select}), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | Lobyte $(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}]$ <br> (Rs $) \leftarrow(\mathrm{Rs})+1$, if Carry $:(\mathrm{R} 8) \leftarrow(\mathrm{R} 8)+1$ <br> (PC $) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z8}, \mathrm{Z16}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction transfers the contents of the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of R8 ( Rb 0 ) and the lower-order 16 bits are the contents of the general-purpose register designated by Rs, to the lower-order 8 -bit positions of the general-purpose register Rd. Subsequently, the instruction adds 1 to the contents of Rs. R8 is incremented if a carry occurs as the result of the addition performed on Rs. The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.

## [Example]

MOV.W R3, \#0x0050
MOV.W 0x50, \#0x5555
MOVF.B R0, (R3++)
DEC R3
MOV.W 0x50, \#0x1200
MOVF.B R1, (R3++)
DEC R3
MOV.W $0 \times 50$, \#0x0000
MOVF.B R2, (R3++)
DEC R3
MOV.W 0x50, \#0x5634
MOVF.B R0, (R3++)
DEC R3
MOV.W 0x50, \#0x 1881
MOVF.B R1, (R3++)

| $\begin{aligned} & \text { RAM } \\ & (50 \mathrm{~h}) \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0051h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 0055h | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 12h | 0055h | - | - | 0050h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0051h | 1 | 1 | 1 | 0 | 0 |
| 00h | 12h | 0055h | 0000h | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | - | 0050h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0051h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 0055h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 34h | 56h | 0055h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0051h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 0034h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 81h | 18h | 0034h | 0000h | 0000h | 0050h | 3 | 0 | 0 | 0 | 1 |
| 81h | 18h | 0034h | 0081h | 0000h | 0051h | 1 | 0 | 0 | 0 | 1 |

## <Note>

In this case, Rb 0 refers to R 8 .
The higher-order 8 bits of Rd are loaded with 00 H .
The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## Instructions

MOVF[.W] (Rb, Rg, $\pm \mathbf{n}$ ), Rs

| Instruction code | [0 011100111$][d 3 d 2 d 1 d 01 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0][0 \mathrm{~b} 2 \mathrm{~b} 1 \mathrm{~b}$ | [n7 to n0] 7708H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 2 |  |
| Cycle count | 3 or 4 |  |
| Function | $\begin{array}{ll} \hline \text { if }(\mathrm{Rd} \pm \mathrm{n})=\text { even data } \quad:[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}+1] \\ & {[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}]} \\ \text { if }(\mathrm{Rd} \pm \mathrm{n})=\text { odd data }: & {[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}]} \\ & {[\mathrm{Rb} \ll 16+R d \pm \mathrm{n}-1]} \\ (\mathrm{PC}) \leftarrow(\mathrm{PC})+4 & \\ \hline \end{array}$ | $\leftarrow$ Hibyte(Rs), <br> $\leftarrow$ Lobyte (Rs) <br> $\leftarrow$ Hibyte(Rs), <br> $\leftarrow$ Lobyte (Rs) |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rd and $n$, is at an even address, the instruction transfers the contents of the lower-order 8 bits of Rs to $[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}]$ and the higher-order 8 bits of Rs to $[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}+1]$.
In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to $[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}]$ and the lower-order 8 bits of Rs to $[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}-1]$.
The legitimate value range designated by Rd is from R 0 to R 15 , that by Rb is from R 8 to R 13 , that by Rs is from R0 to R7, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.
[Example]

MOV.W R3, \#0x0000
MOV.W R0, \#0x5555
MOVF.W (R8, R3, 0x50), R0
MOV.W R1, \#0x1200
MOVF.W (R8, R3, 0x50), R1
MOV.W R2, \#0x0000
MOVF.W (R8, R3, 0x50), R2
MOV.W
R0, \#0x5634
MOVF.W
(R8, R3, 0x50), R0
MOV.W
R1, \#0x8118
MOVF.W
(R8, R3, 0x50), R1
MOV.W R2, \#0x5555
MOVF.W (R8, R3, 0x50), R2
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|}\hline \begin{array}{c}\text { RAM } \\ \mathbf{( 5 0 h}\end{array} & \mathbf{R A M} \\ \mathbf{( 5 1 h})\end{array}\right) \mathbf{R 0}$

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOVF[.W] (Ŕ, --Rg, $\pm \mathbf{n}$ ), Rs

| Instruction code |  | n7 to n0] | 6F08H |
| :---: | :---: | :---: | :---: |
| Argument | $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |  |
| Word count | 2 |  |  |
| Cycle count | 3 or 4 |  |  |
| Function |  |  |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |  |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by $\mathrm{Rd} . \mathrm{Rb}$ is decremented if a borrow occurs as the result of the subtraction performed on Rd.
Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rd and n , is at an even address, the instruction transfers the contents of the lower-order 8 bits of Rs to $[R b \ll 16+R d \pm n]$ and the higher-order 8 bits of $R$ s to $[R b \ll 16+R d \pm n+1]$.
In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to $[R b \ll 16+R d \pm n]$ and the lower-order 8 bits of $R s$ to $[R b \ll 16+R d \pm n-1]$.
The legitimate value range designated by Rd is from R0 to R15, that by Rb is from R8 to R13, that by Rs is from R0 to R7, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0002
MOV.W R0, \#0x5555
MOVF.W (R8, --R3, 0x50), R0
INC R3, \#1
MOV.W R1, \#0x1200
MOVF.W (R8, --R3, 0x50), R1
INC R3, \#1
MOV.W R2, \#0x0000
MOVF.W (R8, --R3, 0x50), R2
INC R3, \#1
MOV.W R0, \#0x5634
MOVF.W (R8, --R3, 0x50), R0

| $\begin{aligned} & \text { RAM } \\ & (50 \mathrm{~h}) \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0002h | - | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5555h | - | - | 0002h | - | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0002h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0002h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0002h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0002h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0002h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0002h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## Instructions

MOVF[.W] (Rb, Rg++, $\pm \mathbf{n}$ ), Rs


## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register $(\mathrm{Rb})$ and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rd and n , is at an even address, the instruction transfers the contents of the lower-order 8 bits of Rs to $[R b \ll 16+R d \pm n]$ and the higher-order 8 bits of Rs to $[\mathrm{Rb} \ll 16+\mathrm{Rd} \pm \mathrm{n}+1]$.
In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to $[R b \ll 16+R d \pm n]$ and the lower-order 8 bits of $R s$ to $[R b \ll 16+R d \pm n-1]$. Subsequently, the instruction adds 2 to the contents of $\mathrm{Rd} . \mathrm{Rb}$ is incremented if a carry occurs as the result of the addition performed on Rd.
The legitimate value range designated by Rd is from R0 to R15, that by Rb is from R8 to R13, that by Rs is from R0 to R7, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0000
MOV.W R0, \#0x5555
MOVF.W (R8, R3++, 0x50), R0
DEC R3,\#1
MOV.W R1, \#0x1200
MOVF.W (R8, R3++, 0x50), R1
DEC R3, \#1
MOV.W R2, \#0x0000
MOVF.W (R8, R3++, 0x50), R2
DEC R3, \#1
MOV.W R0, \#0x5634
MOVF.W (R8, R3++, 0x50), R0

| $\begin{aligned} & \text { RAM } \\ & (50 h) \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0000h | - | 3 | 1 | 1 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0000h | - | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0002h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0002h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0002h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0002h | 0000h | 0 | 0 | 0 | 1 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOVF[.W] (Rd), Rs

| Instruction code |  |  | 7700H |
| :---: | :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |  |
| Word count | 1 |  |  |
| Cycle count | 2 or 3 |  |  |
| Function | $\begin{array}{ll} \text { if }(\mathrm{Rd})=\text { even data }: & {[\mathrm{R} 8 \ll 16+\mathrm{Rd}+1]} \\ & {[\mathrm{R} 8 \ll 16+\mathrm{Rd}]} \\ \text { if }(\mathrm{Rd})=\quad \text { odd data }: \begin{array}{l} {[\mathrm{R} 8 \ll 16+\mathrm{Rd}]} \\ \\ \\ \\ \\ (\mathrm{PC}) \leftarrow(\mathrm{RC} 8 \ll 16+\mathrm{Rd})+2 \end{array} \\ \hline \end{array}$ | $\leftarrow$ Hibyte(Rs), <br> $\leftarrow$ Lobyte(Rs), <br> $\leftarrow$ Hibyte(Rs), <br> $\leftarrow$ Lobyte(Rs) |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of the general-purpose register designated by Rd, is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to $[\mathrm{R} 8 \ll 16+\mathrm{Rd}]$ and the contents of the higher-order 8 bits of Rs to $[\mathrm{R} 8 \ll 16+\mathrm{Rd}+1]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits to $[\mathrm{R} 8 \ll 16+\mathrm{Rd}]$ and the contents of the lower-order 8 bits of Rs to [R8<<16+Rd-1].
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7.

## [Example]

MOV.W 0x50, \#0x6666
MOV.W R3, \#0x0050
MOV.W R0, \#0x5555
MOVF.W (R3), R0
MOV.W R1, \#0x1200
MOVF.W (R3), R1
MOV.W R2, \#0x0000
MOVF.W (R3), R2
MOV.W R0, \#0x5634
MOVF.W (R3), R0
MOV.W R1, \#0x8118
MOVF.W
(R3), R1
MOV.W
R2, \#0x5555
MOVF.W
(R3), R2

| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | - |
| 00h | 12h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 34h | 56h | 5555h | 1200h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 2 | 0 | 0 | 0 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 2 | 0 | 0 | 0 | 0 |

## <Note>

In this case, Rb 0 refers to R 8 .
This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

MOVF[.W] (--Rd), Rs

| Instruction code | [0111011111][d3d2d1d0 0 s2s1s0] | 6F00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function |  |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by Rd. R8 is decremented if a borrow occurs as the result of the subtraction performed on Rd.
Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by designated by the 32-bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of the general-purpose register Rd, is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to [ $\mathrm{R} 8 \ll 16+\mathrm{Rd}$ ] and the contents of the higher-order 8 bits of Rs to $[\mathrm{R} 8 \ll 16+\mathrm{Rd}+1]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits to [R8<<16+Rd] and the contents of the lower-order 8 bits of Rs to [R8<<16+Rd-1].
The legitimate value range designated by Rd is from R0 to R 15 and that by Rs is from R0 to R7.
[Example]

| MOV.W | $0 \times 50, \# 0 \times 6666$ |
| :--- | :--- |
| MOV.W | R3, \#0x0052 |
| MOV.W | R0, \#0x5555 |
| MOVF.W | $(--R 3)$, R0 |
| INC | R3, \#1 |
| MOV.W | $\mathrm{R} 1, \# 0 \times 1200$ |
| MOVF.W | $(--R 3)$, R1 |
| INC | R3, \#1 |
| MOV.W | R2, \#0x0000 |
| MOVF.W | $(--R 3)$, R2 |
| INC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $\mathrm{R} 0, \# 0 \times 5634$ |
| MOVF.W | $(--R 3)$, R0 |


| RAM (50h) | $\begin{array}{\|l\|} \hline \text { RAM } \\ (51 \mathrm{~h}) \end{array}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \\ \hline \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 66h | 66h | 5555h | - | - | 0052h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0052h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0052h | 3 | 0 | 0 | 1 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0052h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0052h | 3 | 0 | 0 | 1 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0052h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |

## <Note>

In this case, Rb 0 refers to R 8 .
This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## MOVF[.W] (Rd++), Ŕs

| Instruction code |  | 6700H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=3 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | if $(\mathrm{Rd})=$ even data $:$ $[\mathrm{R} 8 \ll 16+\mathrm{Rd}+1]$ $\leftarrow$ Hibyte(Rs), <br>  $[\mathrm{R} 8 \ll 16+\mathrm{Rd}]$ $\leftarrow$ Lobyte(Rs) <br> if $(\mathrm{Rd})=\quad$ odd data $:$ $[\mathrm{R} 8 \ll 16+\mathrm{Rd}]$ $\leftarrow$ Hibyte $(\mathrm{Rs})$, <br>  $[\mathrm{R} 8 \ll 16+\mathrm{Rd}-1]$ $\leftarrow$ Lobyte(Rs) <br> $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})+2$, if Carry $:(\mathrm{R} 8) \leftarrow(\mathrm{R} 8)+1$   <br> $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$   |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of the general-purpose register designated by Rd, is at an even address, the instruction transfers the contents of the lower-order 8 bits of the general-purpose register Rs to $[\mathrm{R} 8 \ll 16+\mathrm{Rd}]$ and the contents of the higher-order 8 bits of Rs to [ $\mathrm{R} 8 \ll 16+\mathrm{Rd}+1]$. In the case of an odd address, the instruction transfers the contents of the higher-order 8 bits of Rs to [R8<<16+Rd] and the contents of the lower-order 8 bits of Rs to [R8<<16+Rd-1]. Subsequently, the instruction adds 2 to the contents of Rd. R8 is incremented if a carry occurs as the result of the addition performed on Rd. The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R7.

## [Example]

| MOV.W | $0 \times 50, \# 0 \times 6666$ |
| :--- | :--- |
| MOV.W | R3, \#0x0050 |
| MOV.W | R0, \#0x5555 |
| MOVF.W | $(\mathrm{R} 3++)$, R0 |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $\mathrm{R} 1, \# 0 \times 1200$ |
| MOVF.W | $(\mathrm{R} 3++), \mathrm{R} 1$ |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $\mathrm{R} 2, \# 0 \times 0000$ |
| MOVF.W | $(\mathrm{R} 3++), \mathrm{R} 2$ |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $\mathrm{R} 0, \# 0 \times 5634$ |
| MOVF.W | $(\mathrm{R} 3++), \mathrm{R} 0$ |


| $\begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |  | - | - | - | - |  |
| 66h | 66h | - | - | - | - | - | 0 | 0 | 0 | 0 |
| 66h | 66h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 66h | 66h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0052h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0052h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0052h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 3 | 0 | 0 | 0 | 0 |
| 00h | 00h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0052h | 0 | 0 | 0 | 1 | 0 |

## <Note>

In this case, Rb 0 refers to R 8 .
This instruction takes 3 cycles to transfer the contents of Rs to program memory (ROM). However, no data can actually be transferred to ROM.

## Instructions

MOVF[.W] Rd, (Ŕ, Rg, $\pm \mathbf{n}$ )

| Instruction code | [0111010 1][s3s2s1s0 1 d2d1d0][0 b2blb0 n11 to n8][n7 to n0] 7508 H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select}), \mathrm{n}=12 \mathrm{bit}$ (signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | ```if ( \(R s \pm n\) )=even data: Hibyte \((\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}+1]\), Lobyte \((\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}]\) if ( \(\mathrm{Rs} \pm \mathrm{n}\) ) \(=\) odd data: Hibyte \((\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}]\), Lobyte \((\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}-1]\) (PC) \(\leftarrow(\mathrm{PC})+4\)``` |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation*1 performed on the contents of Rs and n , is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}+1$ ] to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}]$ to the higher-order 8-bit positions of Rd and the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}-1]$ to the lower-order 8-bit positions of Rd.
The legitimate value range designated by Rd is from R 0 to R 7 , that by Rb is from R 8 to R 13 , that by Rs is from R0 to R15, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOVF.W R0, (R8, R3, 0x50)
MOV.W 0x50, \#0x1200
MOVF.W R1, (R8, R3, 0x50)
MOV.W
0x50, \#0x0000
MOVF.W R2, (R8, R3, 0x50)
MOV.W 0x50, \#0x5634
MOVF.W R0, (R8, R3, 0x50)
MOV.W 0x50, \#0x8118
MOVF.W R1, (R8, R3, 0x50)
MOV.W 0x50, \#0x5555
MOVF.W
R2, (R8, R3, 0x50)

| $\begin{aligned} & \text { RAM } \\ & (50 \mathrm{~h}) \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|c\|c} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |  |
| - | - | - | - | - | 0000h |  | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | - | - | - | 0000h | - | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 0000h | 0000h | 0 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h |  | 0000h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0000h | 0000h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0000h | 0000h | 2 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0000h | 0000h | 0 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 5634h | 8118h | 0000h | 0000h | 0000h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0000h | 0000h | 2 | 0 | 0 | 0 | 0 |

## <Note>

This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## MOVF[.W] Rg, (Rb, --Ŕs, $\pm \mathbf{n})$

| Instruction code |  |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |
| Word count | 2 |
| Cycle count | 3 or 4 |
| Function | ```\((\mathrm{Rs}) \leftarrow(\mathrm{Rs})-2\), if Borrow : \((\mathrm{Rb}) \leftarrow(\mathrm{Rb})-1\) If (Rs \(\pm \mathrm{n}\) ) =even data: Hibyte \((R d) \leftarrow[R b \ll 16+R s \pm n+1]\), Lobyte \((R d) \leftarrow[R b \ll 16+R s \pm n]\) If \((\mathrm{Rs} \pm \mathrm{n})=\) odd data: Hibyte \((\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}]\), Lobyte \((\mathrm{Rd}) \leftarrow[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}-1]\) \((\mathrm{PC}) \leftarrow(\mathrm{PC})+4\)``` |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by $\mathrm{Rs} . \mathrm{Rb}$ is decremented if a borrow occurs as the result of the subtraction performed on Rs.
Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation ${ }^{* 1}$ performed on the contents of Rs and n , is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}+1]$ to the higher-order 8-bit positions of Rd. In the case of an odd address, the instruction transfers the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}]$ to the higher-order 8 -bit positions of Rd and the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}-1]$ to the lower-order 8 -bit positions of Rd.
The legitimate value range designated by $R d$ is from $R 0$ to $R 7$, that by $R b$ is from $R 8$ to $R 13$, that by $R s$ is from R0 to R15, and that by n is that of signed 12-bit data (-2048 to 2047).
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W R3, \#0x0002
MOV.W 0x50, \#0x5555
MOVF.W R0,(R8,--R3,0x50)
INC R3,\#1
MOV.W 0x50, \#0x1200
MOVF.W R1,(R8,--R3,0x50)
INC R3, \#1
MOV.W 0x50, \#0x0000
MOVF.W R2,(R8,--R3,0x50)
INC R3, \#1
MOV.W 0x50, \#0x5634
MOVF.W R0,(R8,--R3,0x50)
INC R3, \#1
MOV.W 0x50, \#0x8118
MOVF.W R1,(R8,--R3,0x50)
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|}\hline \begin{array}{c}\text { RAM } \\ \mathbf{( 5 0 h})\end{array} & \mathbf{R A M} \\ \mathbf{( 5 1 h})\end{array}\right) \mathbf{R 0}$

## <Note>

This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## Instructions

MOVF[.W] Rg, (Ŕ, Rs++, $\pm \mathbf{n})$

| Instruction code | [0110010 1][s3s2s1s0 1 d 2 d 1 d 0$][0 \mathrm{~b} 2 \mathrm{~b} 1 \mathrm{~b} 0 \mathrm{n} 11$ to n8][n7 to n0] 6508 H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rb}=3 \mathrm{bit}(\mathrm{Rb}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{n}=12 \mathrm{bit}$ (signed) |
| Word count |  |
| Cycle count | 3 or 4 |
| Function | ```if (Rs}\pmn)=even data Hibyte(Rd)\leftarrow[Rb<<16+Rs }\pmn+1],\mathrm{ Lobyte(Rd) }\leftarrow[Rb<<<16+Rs mn] if (Rs }\pmn)=odd data Hibyte(Rd)\leftarrow[Rb<<16+Rs\pmn], Lobyte(Rd)\leftarrow[Rb<<<16+Rs\pmn-1] (Rs)\leftarrow(Rs)+1, if Carry : (Rb)\leftarrow(Rb)+1 (PC)\leftarrow(PC)+4``` |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address, of which the higher-order 16 bits are the contents of the general-purpose register designated by the base register ( Rb ) and the lower-order 16 bits are the result of the arithmetic operation*1 performed on the contents of the general-purpose register Rs and $n$, is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}]$ to the higher-order 8 -bit positions of the general-purpose register Rd and the contents of $[\mathrm{Rb} \ll 16+\mathrm{Rs} \pm \mathrm{n}-1]$ to the lower-order 8-bit positions of Rd . Subsequently, the instruction adds 2 to the contents of Rs . Rb is incremented if a carry occurs as the result of the addition performed on Rs.
The legitimate value range designated by Rd is from R 0 to R 7 , that by Rb is from R 8 to R 13 , that by Rs is from R0 to R15, and that by $n$ is that of signed 12-bit data (-2048 to 2047)
*1: Any carry or borrow resulting from the arithmetic operation performed on the lower-order 16 bits is reflected in the higher-order 16 bits.

## [Example]

MOV.W R3, \#0x0000
MOV.W 0x50, \#0x5555
MOVF.W R0,(R8,R3++, 0x50)
DEC R3, \#1
MOV.W 0x50, \#0x1200
MOVF.W R1,(R8,R3++, 0x50)
DEC R3, \#1
MOV.W 0x50, \#0x0000
MOVF.W R2,(R8,R3++, 0x50)
DEC R3,\#1
MOV.W 0x50, \#0x5634
MOVF.W R0,(R8,R3++, 0x50)
DEC R3,\#1
MOV.W 0x50, \#0x8118
MOVF.W R1,(R8,R3++, 0x50)

| $\left\lvert\, \begin{aligned} & \text { RAM } \\ & \text { (50h) } \end{aligned}\right.$ | $\begin{aligned} & \text { RAM } \\ & (51 \mathrm{~h}) \end{aligned}$ | R0 | R1 | R2 | R3 | R8 | $\begin{array}{\|l\|l\|} \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  | - |  | - |  |
| - | - | - | - | - | 0000h | - | 3 | 1 | 1 | 0 | 0 |
| 55h | 55h | - | - | - | 0000h | - | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0002h | 0000h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 12h | 5555h | - | - | 0000h | 0000h | 3 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0002h | 0000h | 1 | 1 | 0 | 0 | 0 |
| 00h | 12h | 5555h | 1200h | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0002h | 0000h | 2 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 34h | 56h | 5555h | 1200h | 0000h | 0000h | 0000h | 3 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0002h | 0000h | 0 | 0 | 0 | 1 | 0 |
| 34h | 56h | 5634h | 1200h | 0000h | 0000h | 0000h | 3 | 1 | 1 | 0 | 0 |
| 18h | 81h | 5634h | 1200h | 0000h | 0000h | 0000h | 3 | 0 | 0 | 0 | 1 |
| 18h | 81h | 5634h | 8118h | 0000h | 0002h | 0000h | 1 | 0 | 0 | 0 | 1 |

## <Note>

This instruction takes 4 cycles to transfer the contents of program memory (ROM) to Rd.

## MOVF[.W] Rg, (Rs)

| Instruction code | [01111010 0 1][s3s2s1s0 0 d2d1d0] | 7500H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rs})=\text { even data : } \\ & \quad \text { Hibyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}+1], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}] \\ & \text { if }(\mathrm{Rs})=\text { odd data }: \\ & \quad \text { Hibyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}-1] \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of the general-purpose register designated by Rs, is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{R} 8 \ll 16+\mathrm{Rs}+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers the contents of $[\mathrm{R} 8 \ll 16+\mathrm{Rs}]$ to the higher-order 8 -bit positions of Rd and the contents of [ $\mathrm{R} 8 \ll 16+\mathrm{Rs}-1]$ to the lower-order 8 -bit positions of Rd.
The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.
[Example]

| MOV.W | $\mathrm{R} 3, \# 0 \times 0050$ |
| :--- | :--- |
| MOV.W | $0 \times 50, \# 0 \times 5555$ |
| MOVF.W | $\mathrm{R} 0,(\mathrm{R} 3)$ |
| MOV.W | $0 \times 50, \# 0 \times 1200$ |
| MOVF.W | $\mathrm{R} 1,(\mathrm{R} 3)$ |
| MOV.W | $0 \times 50, \# 0 \times 0000$ |
| MOVF.W | $\mathrm{R} 2,(\mathrm{R} 3)$ |
| MOV.W | $0 \times 50, \# 0 \times 5634$ |
| MOVF.W | $\mathrm{R} 0,(\mathrm{R} 3)$ |
| MOV.W | $0 \times 50, \# 0 \times 8118$ |
| MOVF.W | $\mathrm{R} 1,(\mathrm{R} 3)$ |
| MOV.W | $0 \times 50, \# 0 \times 5555$ |
| MOVF.W | $\mathrm{R} 2,(\mathrm{R} 3)$ |


| $\begin{array}{\|l} \hline \text { RAM } \\ \text { (50h) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { RAM } \\ (51 \mathrm{~h}) \end{array}$ | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | - | - | - | 0050h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5555h | - | - | 0050h | 0 | 0 | 0 | 0 | 0 |
| 12h | 00h | 5555h | - | - | 0050h | 0 | 1 | 0 | 0 | 0 |
| 12h | 00h | 5555h | 1200h | - | 0050h | 1 | 1 | 0 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | - | 0050h | 1 | 1 | 1 | 0 | 0 |
| 00h | 00h | 5555h | 1200h | 0000h | 0050h | 2 | 1 | 1 | 0 | 0 |
| 56h | 34h | 5555h | 1200h | 0000h | 0050h | 2 | 0 | 0 | 1 | 0 |
| 56h | 34h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 1 | 0 |
| 81h | 18h | 5634h | 1200h | 0000h | 0050h | 0 | 0 | 0 | 0 | 1 |
| 81h | 18h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 1 |
| 55h | 55h | 5634h | 8118h | 0000h | 0050h | 1 | 0 | 0 | 0 | 0 |
| 55h | 55h | 5634h | 8118h | 5555h | 0050h | 2 | 0 | 0 | 0 | 0 |

## <Note>

In this case, Rb 0 refers to R 8 .
The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## Instructions

MOVF[.W] Rg, (--Rs)

| Instruction code | [0110 01101$][53 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 00 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0] \quad$ 6D00H |
| :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select) |
| Word count | 1 |
| Cycle count | 2 or 3 |
| Function | ```(Rs) \(\leftarrow(\mathrm{Rs})-2\), if Borrow : (R8) \(\leftarrow(\mathrm{R} 8)-1\) if (Rs) = even data : Hibyte \((\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\) Rs +1\(]\), Lobyte \((\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}]\) if \((\mathrm{Rs})=\) odd data : Hibyte \((\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}]\), Lobyte \((\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}-1]\) \((\mathrm{PC}) \leftarrow(\mathrm{PC})+2\)``` |
| Affected flags | Z8, Z16, P, S, N0 to N3 |

## [Description]

This instruction firstly subtracts 2 from the contents of the general-purpose register designated by Rs. R8 is decremented if a borrow occurs as the result of the subtraction performed on Rs.
Subsequently, if the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32-bit address, of which the higher-order 16 bits are the contents of R8 ( Rb 0 ) and the lower-order 16 bits are the contents of the general-purpose register Rs, is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{R} 8 \ll 16+\mathrm{Rs}+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers the contents of $[\mathrm{R} 8 \ll 16+\mathrm{Rs}]$ to the higher-order 8 -bit positions of Rd and the contents of $[R 8 \ll 16+$ Rs-1] to the lower-order 8 -bit positions of Rd.
The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.
[Example]

MOV.W R3, \#0x0052
MOV.W 0x50, \#0x5555
MOVF.W R0, (--R3)
INC R3, \#1
MOV.W 0x50, \#0x 1200
MOVF.W R1, (--R3)
INC R3,\#1
MOV.W 0x50, \#0x0000
MOVF.W R2, (--R3)
INC R3, \#1
MOV.W 0x50, \#0x5634
MOVF.W R0, (--R3)
INC R3, \#1
MOV.W 0x50, \#0x8118
MOVF.W R1, (--R3)

| RAM <br> (50h) | RAM <br> (51h) | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | $0052 h$ | 3 | 0 | 0 | 1 | 0 |
| 55h | 55 h | - | - | - | 0052 h | 3 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 0050 h | 0 | 0 | 0 | 0 | 0 |
| 55h | 55 h | 5555 h | - | - | 0052 h | 3 | 0 | 0 | 1 | 0 |
| 12h | 00 h | 5555 h | - | - | 0052 h | 3 | 1 | 0 | 0 | 0 |
| 12h | 00 h | 5555 h | 1200 h | - | 0050 h | 1 | 1 | 0 | 0 | 0 |
| 12h | 00 h | 5555 h | 1200 h | - | 0052 h | 3 | 0 | 0 | 1 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | - | 0052 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0050 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0052 h | 3 | 0 | 0 | 1 | 0 |
| 56 h | 34 h | 5555 h | 1200 h | 0000 h | 0052 h | 3 | 0 | 0 | 1 | 0 |
| 56h | 34 h | 5634 h | 1200 h | 0000 h | 0050 h | 0 | 0 | 0 | 1 | 0 |
| 56 h | 34 h | 5634 h | 1200 h | 0000 h | 0052 h | 3 | 0 | 0 | 1 | 0 |
| 81 h | 18 h | 5634 h | 1200 h | 0000 h | 0052 h | 3 | 0 | 0 | 0 | 1 |
| 81 h | 18 h | 5634 h | 8118 h | 0000 h | 0050 h | 1 | 0 | 0 | 0 | 1 |

## <Note>

In this case, Rb 0 refers to R 8 .
The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## MOVF[.W] Ŕ, (Ŕ++)

| Instruction code | [01110lllll][s3s2s1s0 0 d2d1d0] | 6500H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=3 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 2 or 3 |  |
| Function | $\begin{aligned} & \text { if }(\mathrm{Rs})=\text { even data : } \\ & \quad \text { Hibyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}+1], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}] \\ & \text { if }(\mathrm{Rs})=\text { odd data }: \\ & \quad \text { Hibyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}], \text { Lobyte }(\mathrm{Rd}) \leftarrow[\mathrm{R} 8 \ll 16+\mathrm{Rs}-1] \\ & (\mathrm{Rs}) \leftarrow(\mathrm{Rs})+2, \text { if Carry }:(\mathrm{R} 8) \leftarrow(\mathrm{R} 8)+1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8, Z16, P, S, N0 to N3 |  |

## [Description]

If the data memory (RAM) location, special function register (SFR), or program memory (ROM) location designated by the 32 -bit address, of which the higher-order 16 bits are the contents of $\mathrm{R} 8(\mathrm{Rb} 0)$ and the lower-order 16 bits are the contents of the general-purpose register designated by Rs, is at an even address, the instruction transfers the contents to the lower-order 8-bit positions of the general-purpose register Rd and the contents of $[\mathrm{R} 8 \ll 16+\mathrm{Rs}+1]$ to the higher-order 8 -bit positions of Rd. In the case of an odd address, the instruction transfers the contents of $[\mathrm{R} 8 \ll 16+\mathrm{Rs}]$ to the higher-order 8 -bit positions of Rd and the contents of [ $\mathrm{R} 8 \ll 16+\mathrm{Rs}$-1] to the lower-order 8 -bit positions of Rd.
Subsequently, the instruction adds 2 to the contents of the general-purpose register Rs. R8 is incremented if a carry occurs as the result of the addition performed on Rs.
The legitimate value range designated by Rd is from R0 to R7 and that by Rs is from R0 to R15.
[Example]

| MOV.W | $\mathrm{R} 3, \# 0 \times 0050$ |
| :--- | :--- |
| MOV.W | $0 \times 50, \# 0 \times 5555$ |
| MOVF.W | $\mathrm{R} 0,(\mathrm{R} 3++)$ |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $0 \times 50, \# 0 \times 1200$ |
| MOVF.W | $\mathrm{R} 1,(\mathrm{R} 3++)$ |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $0 \times 50, \# 0 \times 0000$ |
| MOVF.W | $\mathrm{R} 2,(\mathrm{R} 3++)$ |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $0 \times 50, \# 0 \times 5634$ |
| MOVF.W | $\mathrm{R} 0,(\mathrm{R} 3++)$ |
| DEC | $\mathrm{R} 3, \# 1$ |
| MOV.W | $0 \times 50, \# 0 \times 8118$ |
| MOVF.W | $\mathrm{R} 1,(\mathrm{R} 3++)$ |


| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h})$ | R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55 h | - | - | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 55h | 55 h | 5555 h | - | - | 0052 h | 0 | 0 | 0 | 0 | 0 |
| 55 h | 55 h | 5555 h | - | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 12h | 00 h | 5555 h | - | - | 0050 h | 3 | 1 | 0 | 0 | 0 |
| 12h | 00 h | 5555 h | 1200 h | - | 0052 h | 1 | 1 | 0 | 0 | 0 |
| 12h | 00 h | 5555 h | 1200 h | - | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | - | 0050 h | 3 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0052 h | 2 | 1 | 1 | 0 | 0 |
| 00 h | 00 h | 5555 h | 1200 h | 0000 h | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 56 h | 34 h | 5555 h | 1200 h | 0000 h | 0050 h | 3 | 0 | 0 | 1 | 0 |
| 56h | 34 h | 5634 h | 1200 h | 0000 h | 0052 h | 0 | 0 | 0 | 1 | 0 |
| 56 h | 34 h | 5634 h | 1200 h | 0000 h | 0050 h | 3 | 0 | 0 | 0 | 0 |
| 81 h | 18 h | 5634 h | 1200 h | 0000 h | 0050 h | 3 | 0 | 0 | 0 | 1 |
| 81 h | 18 h | 5634 h | 8118 h | 0000 h | 0052 h | 1 | 0 | 0 | 0 | 1 |

## <Note>

In this case, Rb 0 refers to R 8 .
The instruction takes 3 cycles to transfer the contents of program memory (ROM) to Rd.

## Instructions

## MUL

$\left.\begin{array}{|l|lllllll|l|}\hline \text { Instruction code } & {\left[\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\right]\left[\begin{array}{lllll}1 & 1 & 0 & 1 & 0\end{array} 0\right.} & 0 & 0\end{array}\right] \quad$ 00D0H $]$.

## [Description]

This instruction places the higher-order 16 bits of the result of multiplications performed on the contents of the general-purpose registers R0 and R2 in R1 and the lower-order 16 bits of the result in R0.

## [Example]

MOV.W R0,\#0X48D0
MOV.W R1,\#0X5678
MOV.W R2,\#0X4000
MOV.W R3,\#0XDEF0
MUL

| R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| 48D0h | - | - | - | 0020 h |
| 48D0h | 5678 h | - | - | 1000 h |
| 48D0h | 5678 h | 4000 h | - | 2021 h |
| 48D0h | 5678 h | 4000 h | DEF0h | 3040 h |
| 0000h | 1234 h | 4000 h | DEF0h | 0003 h |

## <Note>

The flags (Z8, Z16, P, and S) are affected by R0 (lower-order 16-bit result). Please refer to the datasheet of each product for the cycle count.

NOP

| Instruction code | [00000000][000000000] | 0000H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags |  |  |

## [Description]

This instruction consumes one system clock and does nothing.

## Instructions

## NOT Rd

| Instruction code | [00011100000][10111d3d2d1d0] | 30B0H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow \sim(\mathrm{Rd}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16, P,S,N0 to N3 |  |

## [Description]

This instruction inverts the contents of the general-purpose register designated by Rd.
The legitimate value range designated by Rd is from R 0 to R 15 .

## [Example]

MOV.W R0,\#0X5678
MOV.W R1,\#0X0000
MOV.W R2,\#0XFFFF
MOV.W R3,\#0X3456
NOT R0
NOT R1
NOT R2
NOT R3

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000h | FFFFh | - | 2 | 0 | 0 | 0 | 1 |
| 5678h | 0000h | FFFFh | $3456 h$ | 3 | 0 | 0 | 1 | 0 |
| A987h | 0000h | FFFFh | 3456h | 0 | 0 | 0 | 0 | 1 |
| A987h | FFFFh | FFFFh | 3456h | 1 | 0 | 0 | 0 | 1 |
| A987h | FFFFh | 0000h | 3456h | 2 | 1 | 1 | 0 | 0 |
| A987h | FFFFh | $0000 h$ | CBA9h | 3 | 0 | 0 | 1 | 1 |

## OR Rd, Rs

| Instruction code | $\left[\begin{array}{lll\|}0 & 1 & 0\end{array} 00110\right][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \mid(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction takes the OR of the contents of the general-purpose registers designated by Rd and designated by Rs and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R 15 and that by Rs is from R0 to R15.

## [Example]

MOV.W R0,\#0X5678
MOV.W R1,\#0X0000
MOV.W R2,\#0XFEDC
MOV.W R3,\#0X3456
OR R0,R1
OR R1,R2
OR R2,R3
OR R3,R0

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000 h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000 h | FEDCh | - | 2 | 0 | 0 | 0 | 1 |
| 5678h | 0000h | FEDCh | 3456 h | 3 | 0 | 0 | 1 | 0 |
| 5678h | 0000h | FEDCh | 3456h | 0 | 0 | 0 | 0 | 0 |
| 5678h | FEDCh | FEDCh | 3456h | 1 | 0 | 0 | 0 | 1 |
| 5678h | FEDCh | FEDEh | 3456h | 2 | 0 | 0 | 1 | 1 |
| 5678h | FEDCh | FEDEh | 767Eh | 3 | 0 | 0 | 1 | 0 |

## Instructions

## OR Rd, \#imm16

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 1 & 0 & 0 & 0\end{array} 1\right]\left[\begin{array}{lll}0 & 0 & 0\end{array} 1 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0\right][\mathrm{i} 15$ to i8][i7 to i0 $]$ |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 16=16 \mathrm{bit}(\mathrm{immediate}$ data) |
| Word count | 2 |
| Cycle count | 2 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \mid \#$ imm16, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction takes the OR of the contents of the general-purpose register designated by Rd and immediate data designated by imm16 and places the result in Rd.
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm16 is from 0 to FF .

## [Example]

| MOV.W | R0, \#0X5678 |
| :--- | :--- |
| MOV.W | R1,\#0X0000 |
| MOV.W | R2,\#0XFEDC |
| MOV.W | R3,\#0X3456 |
| OR | R0,\#0X3456 |
| OR | R1,\#0X0066 |
| OR | R2,\#0X0123 |
| OR | R3,\#0X7F00 |


| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000 h | FEDCh | - | 2 | 0 | 0 | 0 | 1 |
| 5678h | 0000h | FEDCh | 3456h | 3 | 0 | 0 | 1 | 0 |
| 767Eh | 0000h | FEDCh | 3456h | 0 | 0 | 0 | 1 | 0 |
| 767Eh | 0066h | FEDCh | 3456h | 1 | 0 | 0 | 0 | 0 |
| 767Eh | 0066h | FFFFh | 3456h | 2 | 0 | 0 | 0 | 1 |
| 767Eh | 0066 h | FFFFh | 7F56h | 3 | 0 | 0 | 1 | 0 |

## OR

Rx, \#imm8

| Instruction code | $\left[\begin{array}{lll\|}01000011\end{array}\right][i 7 i 6 i 5 i 4 i 3 i 2 i 1 i 0]$ |
| :--- | :--- |
| Argument | $\mathrm{imm} 8=8 \mathrm{bit}(\mathrm{immediate}$ data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rx}) \leftarrow(\mathrm{Rx}) \mid 16 \mathrm{bit}$ data $($ Hibyte $=00 \mathrm{H}$, Lobyte $=\# \mathrm{Hmm} 8),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z}, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction takes the OR of the contents of the general-purpose register Rx designated indirectly by the value of bits 12 to 15 (N0 to N3) of the PSW and the 16-bit data, of which the higher-order 8 bits are 00 h and the lower-order 8 bits are immediate data designated by imm8, and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FF .

## [Example]

MOV.W
R3,\#0X3456
MOV.W
R2,\#0XFEDC
MOV.W
R1,\#0X0000
MOV.W R0,\#0X5678
OR Rx,\#0X78
INC R1
OR Rx,\#0X66
SWPB R2
OR Rx,\#0X01
DEC R3
OR Rx,\#0XAA

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | $3456 h$ | 3 | 0 | 0 | 1 | 0 |
| - | - | FEDCh | $3456 h$ | 2 | 0 | 0 | 0 | 1 |
| - | $0000 h$ | FEDCh | $3456 h$ | 1 | 1 | 1 | 0 | 0 |
| 5678h | $0000 h$ | FEDCh | $3456 h$ | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000h | FEDCh | 3456h | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0001h | FEDCh | 3456h | 1 | 0 | 0 | 1 | 0 |
| 5678h | 0067h | FEDCh | 3456h | 1 | 0 | 0 | 1 | 0 |
| 5678h | $0067 h$ | DCFEh | 3456h | 2 | 0 | 0 | 0 | 1 |
| 5678h | 0067h | DCFFh | 3456h | 2 | 0 | 0 | 1 | 1 |
| 5678h | 0067h | DCFFh | 3455h | 3 | 0 | 0 | 1 | 0 |
| 5678h | 0067h | DCFFh | 34FFh | 3 | 0 | 0 | 1 | 0 |

## Instructions

POP PSW

| Instruction code | [0000000000][1000111110] | 009EH |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function |  |  |
| Affected flags |  |  |

## [Description]

This instruction decrements the stack pointer (SP) by 2 and transfers the contents of the data memory (RAM) location designated by SP to the program status word (PSW).

## [Example]

MOV.W R15,\#0X0050
MOV.W R0,\#0X5555
PUSH R0
MOV.W R1,\#0X0000
PUSH R1
POP PSW
POP PSW
MOV.W R2,\#0X1200
PUSH R2
MOV.W R3,\#0X3456
PUSH R3
POP PSW
POP PSW
MOV.W R0,\#0X8118
PUSH R0
MOV.W R1,\#0X5555
PUSH R1
POP PSW
POP PSW

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h ) ~}$ | RAM <br> $(\mathbf{5 2 h}$ | RAM <br> $(53 h)$ | R0 | R1 | R2 | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | F000h | 0050 h |
| - | - | - | - | 5555 h | - | - | - | 0000 h | 0050 h |
| 55 h | 55 h | - | - | 5555 h | - | - | - | 0000 h | 0052 h |
| 55 h | 55 h | - | - | 5555 h | 0000 h | - | - | 1003 h | 0052 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | - | - | 1003 h | 0054 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | - | - | 0000 h | 0052 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | - | - | 5555 h | 0050 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 1200 h | - | 2515 h | 0050 h |
| 00 h | 12 h | 00 h | 00 h | 5555 h | 0000 h | 1200 h | - | 2515 h | 0052 h |
| 00 h | 12 h | 00 h | 00 h | 5555 h | 0000 h | 1200 h | 3456 h | 3534 h | 0052 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 0000 h | 1200 h | 3456 h | 3534 h | 0054 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 0000 h | 1200 h | 3456 h | 3456 h | 0052 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 0000 h | 1200 h | 3456 h | 1200 h | 0050 h |
| 00 h | 12 h | 56 h | 34 h | 8118 h | 0000 h | 1200 h | 3456 h | 0240 h | 0050 h |
| 18 h | 81 h | 56 h | 34 h | 8118 h | 0000 h | 1200 h | 3456 h | 0240 h | 0052 h |
| 18 h | 81 h | 56 h | 34 h | 8118 h | 5555 h | 1200 h | 3456 h | 1200 h | 0052 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 1200 h | 3456 h | 1200 h | 0054 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 1200 h | 3456 h | 1000 h | 0052 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 1200 h | 3456 h | 1200 h | 0050 h |

## POP Rs

| Instruction code | [00000000000][10001s3s2s1s0] | 0090H |
| :---: | :---: | :---: |
| Argument | Rs $=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-2, \\ & \text { Hibyte }(\mathrm{Rs}) \leftarrow[\mathrm{SP}+1], \text { Lobyte }(\mathrm{Rs}) \leftarrow[\mathrm{SP}],(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \hline \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction decrements the stack pointer (SP) by 2 and transfers the contents of the data memory (RAM) location designated by SP to the general-purpose register designated by Rs.
The legitimate value range designated by Rs is from R0 to R15.

## [Example]

MOV.W R15,\#0X0050
MOV.W R0,\#0X5555
PUSH R0
MOV.W R1,\#0X0000
PUSH R1
POP R2
POP R3
MOV.W R3,\#0X1200
PUSH R3
MOV.W R2,\#0X3456
PUSH R2
POP R1
POP R0
MOV.W R0,\#0X8118
PUSH R0
MOV.W R1,\#0X5555
PUSH R1
POP R2
POP R3

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h )}$ | RAM <br> $\mathbf{( 5 2 h )}$ | RAM <br> $\mathbf{( 5 3 h )}$ | R0 | R1 | R2 | R3 | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | 0050 h |
| - | - | - | - | 5555 h | - | - | - | 0050 h |
| 55 h | 55 h | - | - | 5555 h | - | - | - | 0052 h |
| 55 h | 55 h | - | - | 5555 h | 0000 h | - | - | 0052 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | - | - | 0054 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | - | 0052 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | 5555 h | 0050 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | 1200 h | 0050 h |
| 00 h | 12 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | 1200 h | 0052 h |
| 00 h | 12 h | 00 h | 00 h | 5555 h | 0000 h | 3456 h | 1200 h | 0052 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 0000 h | 3456 h | 1200 h | 0054 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 3456 h | 3456 h | 1200 h | 0052 h |
| 00 h | 12 h | 56 h | 34 h | 1200 h | 3456 h | 3456 h | 1200 h | 0050 h |
| 00 h | 12 h | 56 h | 34 h | 8118 h | 3456 h | 3456 h | 1200 h | 0050 h |
| 18 h | 81 h | 56 h | 34 h | 8118 h | 3456 h | 3456 h | 1200 h | 0052 h |
| 18 h | 81 h | 56 h | 34 h | 8118 h | 5555 h | 3456 h | 1200 h | 0052 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 3456 h | 1200 h | 0054 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 5555 h | 1200 h | 0052 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 5555 h | 8118 h | 0050 h |

## Instructions

## PUSH PSW

| Instruction code | $\left[\begin{array}{llllll\|}0 & 0 & 0 & 0 & 0 & 0\end{array} 0\right]\left[\begin{array}{llll}1 & 0 & 0 & 111110\end{array}\right]$ |
| :--- | :--- | :--- |
| Argument |  |
| Word count | 1 |
| Cycle count | 1 |
| Function | $[\mathrm{SP}+1] \leftarrow \mathrm{Hibyte}(\mathrm{PSW}),[\mathrm{SP}] \leftarrow$ Lobyte(PSW), <br> $(\mathrm{SP}) \leftarrow(\mathrm{SP})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags |  |

## [Description]

This instruction transfers the contents of the program status word (PSW) to the data memory (RAM) location designated by the stack pointer (SP), then increments the SP by 2.
[Example]

MOV.W R15,\#0X0050
MOV.W R0,\#0X5555
PUSH PSW
MOV.W R1,\#0X0000
PUSH PSW
POP R0
POP R1
MOV.W R2,\#0X1200
PUSH PSW
MOV.W R3,\#0X3456
PUSH PSW
POP R2
POP R3
MOV.W R0,\#0X8118
PUSH PSW
MOV.W R1,\#0X5555
PUSH PSW
POP R0
POP R1

| RAM <br> (50h) | RAM <br> $\mathbf{( 5 1 h})$ | RAM <br> $\mathbf{( 5 2 h})$ | RAM <br> $\mathbf{( 5 3 h})$ | R0 | R1 | R2 | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | F000h | 0050 h |
| - | - | - | - | 5555 h | - | - | - | 0000 h | 0050 h |
| 00 h | 00 h | - | - | 5555 h | - | - | - | 0000 h | 0052 h |
| 00 h | 00 h | - | - | 5555 h | 0000 h | - | - | 1003 h | 0052 h |
| 00 h | 00 h | 03 h | 10 h | 5555 h | 0000 h | - | - | 1003 h | 0054 h |
| 00 h | 00 h | 03 h | 10 h | 1003 h | 0000 h | - | - | 1003 h | 0052 h |
| 00 h | 00 h | 03 h | 10 h | 1003 h | 0000 h | - | - | 1003 h | 0050 h |
| 00 h | 00 h | 03 h | 10 h | 1003 h | 0000 h | 1200 h | - | 2001 h | 0050 h |
| 01 h | 20 h | 03 h | 10 h | 1003 h | 0000 h | 1200 h | - | 2001 h | 0052 h |
| 01 h | 20 h | 03 h | 10 h | 1003 h | 0000 h | 1200 h | 3456 h | 3020 h | 0052 h |
| 01 h | 20 h | 20 h | 30 h | 1003 h | 0000 h | 1200 h | 3456 h | 3020 h | 0054 h |
| 01 h | 20 h | 20 h | 30 h | 1003 h | 0000 h | 3020 h | 3456 h | 3020 h | 0052 h |
| 01 h | 20 h | 20 h | 30 h | 1003 h | 0000 h | 3020 h | 2001 h | 3020 h | 0050 h |
| 01 h | 20 h | 20 h | 30 h | 8118 h | 0000 h | 3020 h | 2001 h | 0040 h | 0050 h |
| 40 h | 00 h | 20 h | 30 h | 8118 h | 0000 h | 3020 h | 2001 h | 0040 h | 0052 h |
| 40 h | 00 h | 20 h | 30 h | 8118 h | 5555 h | 3020 h | 2001 h | 1000 h | 0052 h |
| 40 h | 00 h | 00 h | 10 h | 8118 h | 5555 h | 3020 h | 2001 h | 1000 h | 0054 h |
| 40 h | 00 h | 00 h | 10 h | 1000 h | 5555 h | 3020 h | 2001 h | 1000 h | 0052 h |
| 40 h | 00 h | 00 h | 10 h | 1000 h | 0040 h | 3020 h | 2001 h | 1000 h | 0050 h |

## PUSH Rs

| Instruction code | [00000000000][10000 s3s2s1s0] | 0080H |
| :---: | :---: | :---: |
| Argument | Rs $=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $\begin{aligned} & {[\mathrm{SP}+1] \leftarrow \operatorname{Hibyte}(\mathrm{Rs}),[\mathrm{SP}] \leftarrow \text { Lobyte }(\mathrm{Rs}),} \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags |  |  |

## [Description]

This instruction transfers the contents of the general-purpose register designated by Rs to the data memory (RAM) location designated by the stack pointer (SP), then increments the SP by 2.
The legitimate value range designated by Rs is from R0 to R15.

## [Example]

MOV.W R15,\#0X0050
MOV.W R0,\#0X5555
PUSH R0
MOV.W R1,\#0X0000
PUSH R1
POP R2
POP R3
MOV.W R3,\#0X1200
PUSH R3
MOV.W R2,\#0X3456
PUSH R2
POP R1
POP R0
MOV.W R0,\#0X8118
PUSH R0
MOV.W R1,\#0X5555
PUSH R1
POP R2
POP R3

| RAM <br> (50h) | RAM <br> (51h) | RAM <br> $\mathbf{( 5 2 h )}$ | RAM <br> $\mathbf{( 5 3 h )}$ | R0 | R1 | R2 | R3 | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | $0050 h$ |
| - | - | - | - | $5555 h$ | - | - | - | 0050 h |
| 55 h | 55 h | - | - | 5555 h | - | - | - | 0052 h |
| 55 h | 55 h | - | - | 5555 h | 0000 h | - | - | 0052 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | - | - | 0054 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | - | 0052 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | 5555 h | 0050 h |
| 55 h | 55 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | 1200 h | 0050 h |
| 00 h | 12 h | 00 h | 00 h | 5555 h | 0000 h | 0000 h | 1200 h | 0052 h |
| 00 h | 12 h | 00 h | 00 h | 5555 h | 0000 h | 3456 h | 1200 h | 0052 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 0000 h | 3456 h | 1200 h | 0054 h |
| 00 h | 12 h | 56 h | 34 h | 5555 h | 3456 h | 3456 h | 1200 h | 0052 h |
| 00 h | 12 h | 56 h | 34 h | 1200 h | 3456 h | 3456 h | 1200 h | 0050 h |
| 00 h | 12 h | 56 h | 34 h | 8118 h | 3456 h | 3456 h | 1200 h | 0050 h |
| 18 h | 81 h | 56 h | 34 h | 8118 h | 3456 h | 3456 h | 1200 h | 0052 h |
| 18 h | 81 h | 56 h | 34 h | 8118 h | 5555 h | 3456 h | 1200 h | 0052 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 3456 h | 1200 h | 0054 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 5555 h | 1200 h | 0052 h |
| 18 h | 81 h | 55 h | 55 h | 8118 h | 5555 h | 5555 h | 8118 h | 0050 h |

## RESET

| Instruction code |  | 000FH |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | Initialize |  |
| Affected flags |  |  |

## [Description]

The CPU is initialized as the result of executing the RESET instruction.

## RET

| Instruction code |  | 0003H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 3 |  |
| Function | $(\mathrm{PC}) \leftarrow(\mathrm{SP}-1 \ll 24+$ SP- $2 \ll 16+$ SP-3 $\ll 8+$ SP-4), (SP) $\leftarrow(\mathrm{SP})-4$ |  |
| Affected flags |  |  |

## [Description]

This instruction decrements the stack pointer (SP) and places the contents of the data memory (RAM) location designated by SP to the program counter (PC).
[Example] The value of label LA is 910AH.

MOV.W R15,\#0X0000
MOV.W R3,\#0XFFFF loop:

CALLF LA
INC R3
NOP

LA:
INC R3
RET

| PC | RAM <br> (00h) | RAM <br> (01h | RAM <br> $\mathbf{( 0 2 h})$ | RAM <br> (03h) | R3 | PSW | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| 9004 h | - | - | - | - | - | F003h | 0000 h |
| 9008 h | - | - | - | - | FFFFh | 3040 h | 0000 h |
|  |  |  |  |  |  |  |  |
| 910 A <br> h | 0 Ch | 90 h | 00 h | 00 h | FFFFh | 3040 h | 0004 h |
| 900 Eh | 0 Ch | 90 h | 00 h | 00 h | 0001 h | 3020 h | 0000 h |
| 9010 h | 0 Ch | 90 h | 00 h | 00 h | 0001 h | 3020 h | 0000 h |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 910 Ch | 0 Ch | 90 h | 00 h | 00 h | 0000 h | 3003 h | 0004 h |
| 900 Ch | 0 Ch | 90 h | 00 h | 00 h | 0000 h | 3003 h | 0000 h |

## Instructions

## REV Rd

| Instruction code |  | 30F0H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow \operatorname{mirror}(\mathrm{Rd}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16, P,S,N0 to N3 |  |

## [Description]

This instruction swaps the contents (exchanges the MSB and LSB sides) of the general-purpose register designated by Rd.
The legitimate value range designated by Rd is from R 0 to R 15 .

## [Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{aligned} & \text { N3 to } \\ & \text { N0 } \end{aligned}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - | - | - |
| MOV.W | R0,\#0XCDEF | CDEFh | - | - | - | 0 | 0 | 0 | 0 | 1 |
| MOV.W | R1,\#0X0000 | CDEFh | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| MOV.W | R2,\#0X8888 | CDEFh | 0000h | 8888h | - | 2 | 0 | 0 | 0 | 1 |
| MOV.W | R3,\#0X5500 | CDEFh | 0000h | 8888h | 5500h | 3 | 1 | 0 | 0 | 0 |
| REV | R0 | F7B3h | 0000h | 8888h | 5500h | 0 | 0 | 0 | 0 | 1 |
| REV | R1 | F7B3h | 0000h | 8888h | 5500h | 1 | 1 | 1 | 0 | 0 |
| REV | R2 | F7B3h | 0000h | 1111h | 5500h | 2 | 0 | 0 | 0 | 0 |
| REV | R3 | F7B3h | 0000h | 1111h | 00AAh | 3 | 0 | 0 | 0 | 0 |

## RLC Rd, \#imm4

| Instruction code | $\left[\begin{array}{llll}0 & 1 & 111 & 011\end{array}\right][i 3 i 2 i 110 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |

## [Description]

This instruction rotates the contents of the general-purpose register Rd through the carry flag (CY) (17-bit space) to the left by the amount (rotate amount) designated by immediate data imm4.
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm4 is from 0 to F .

## [Example]

MOV.W R0,\#0XBA98
MOV.W R1,\#0XF123
MOV.W R2,\#0X0000
MOV.W R3,\#0X8761
CLR1 R14,\#2
RLC R0,\#0X03
RLC R1,\#0X00
RLC R2,\#0X01
RLC R3,\#0X02

| R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  | - | - |
| BA98h | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| BA98h | F123h | - | - | 1 | 0 | 0 | - | 0 | 1 |
| BA98h | F123h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| BA98h | F123h | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| BA98h | F123h | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| D4C2h | F123h | 0000h | 8761h | 0 | 0 | 0 | 1 | 1 | 1 |
| D4C2h | F123h | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 1 |
| D4C2h | F123h | 0001h | 8761h | 2 | 0 | 0 | 0 | 1 | 0 |
| D4C2h | F123h | 0001h | 1D85h | 3 | 0 | 0 | 0 | 1 | 0 |

## Instructions

## RLC Rd, Rs

| Instruction code | [0011111010][s3s2s1s0d3d2d1d0] | 3A00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | ```(Rd)\leftarrow(Rd) rotate left (Rs)&000Fh bit through carry (PC)\leftarrow(PC)+2``` |  |
| Affected flags | Z8,Z16,CY,P,S,N0 to N3 |  |

## [Description]

This instruction rotates the contents of the general-purpose register Rd through the carry flag (CY) (17-bit space) to the left by the amount (rotate amount) of the lower-order 4 bits of the general-purpose register designated by Rs.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R15.

## [Example]

MOV.W R0,\#0XBA98
MOV.W R1,\#0XF123
MOV.W R2,\#0X0000
MOV.W R3,\#0X8761
CLR1 R14,\#2
RLC R0,R1
RLC R1,R2
RLC R2,R3
RLC R3,R0

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{C Y}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  | - | - |
| BA98h | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| BA98h | F123h | - | - | 1 | 0 | 0 | - | 0 | 1 |
| BA98h | F123h | 0000 h | - | 2 | 1 | 1 | - | 0 | 0 |
| BA98h | F123h | 0000 h | 8761 h | 3 | 0 | 0 | - | 1 | 1 |
| BA98h | F123h | 0000 h | 8761 h | E | 0 | 0 | 0 | 0 | 0 |
| D4C2h | F123h | 0000 h | 8761 h | 0 | 0 | 0 | 1 | 1 | 1 |
| D4C2h | F123h | 0000 h | 8761 h | 1 | 0 | 0 | 1 | 0 | 1 |
| D4C2h | F123h | 0001 h | 8761 h | 2 | 0 | 0 | 0 | 1 | 0 |
| D4C2h | F123h | 0001 h | 1D85h | 3 | 0 | 0 | 0 | 1 | 0 |

## RRC Rd, \#imm4

| Instruction code | $\left[\begin{array}{lllll}0 & 0 & 1 & 1 & 1\end{array} 001\right][i 3 i 2 i 1 i 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $)$, imm4 $=4 \mathrm{bit}(\mathrm{immediate}$ data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | (Rd $) \leftarrow(\mathrm{Rd})$ rotate right \#imm4 bit through carry <br> $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N3 |

## [Description]

This instruction rotates the contents of the general-purpose register Rd through the carry flag (CY) (17-bit space) to the right by the amount (rotate amount) designated by immediate data imm4.
The legitimate value range designated by Rd is from R0 to R15 and that by imm4 is from 0 to F .

## [Example]

MOV.W R0,\#0X1234
MOV.W R1,\#0XF123
MOV.W R2,\#0X0000
MOV.W R3,\#0X8761
CLR1 R14,\#2
RRC R0,\#0X03
RRC R1,\#0X00
RRC R2,\#0X01
RRC R3,\#0X06

| R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  | - | - |
| 1234h | - | - | - | 0 | 0 | 0 | - | 1 | 0 |
| 1234h | F123h | - | - | 1 | 0 | 0 | - | 0 | 1 |
| 1234h | F123h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| 1234h | F123h | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| 1234h | F123h | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| 0246h | F123h | 0000h | 8761h | 0 | 0 | 0 | 1 | 0 | 0 |
| 0246h | F123h | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 1 |
| 0246h | F123h | 8000h | 8761h | 2 | 1 | 0 | 0 | 1 | 1 |
| 0246h | F123h | 8000h | 0A1Dh | 3 | 0 | 0 | 1 | 0 | 0 |

## Instructions

## RRC Rd, Rs

| Instruction code |  | 3800H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | ```(Rd)\leftarrow(Rd) rotate right (Rs)&000Fh bit through carry (PC)\leftarrow(PC)+2``` |  |
| Affected flags | Z8,Z16,CY,P,S,N0 to N3 |  |

## [Description]

This instruction rotates the contents of the general-purpose register Rd through the carry flag (CY) (17-bit space) to the right by the amount (rotate amount) of the lower-order 4 bits of the general-purpose register designated by Rs.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R15.
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0,\#0X1234 | 1234h | - | - | - | 0 | 0 | 0 | - | 1 | 0 |
| MOV.W | R1,\#0XF123 | 1234h | F123h | - | - | 1 | 0 | 0 | - | 0 | 1 |
| MOV.W | R2,\#0X0000 | 1234h | F123h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W | R3,\#0X8761 | 1234h | F123h | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| CLR1 | R14,\#2 | 1234h | F123h | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| RRC | R0,R1 | 0246h | F123h | 0000h | 8761h | 0 | 0 | 0 | 1 | 0 | 0 |
| RRC | R1,R2 | 0246h | F123h | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 1 |
| RRC | R2,R3 | 0246h | F123h | 8000h | 8761h | 2 | 1 | 0 | 0 | 1 | 1 |
| RRC | R3,R0 | 0246h | F123h | 8000h | 0A1Dh | 3 | 0 | 0 | 1 | 0 | 0 |

## SBC Rd, \#imm4

| Instruction code | $\left[\begin{array}{lll}01010111][i 3 i 2 i 110 d 3 d 2 d 1 d 0] & 5700 \mathrm{H} \\ \hline \text { Argument } & \mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \text { select }), \mathrm{imm} 4=4 \mathrm{bit}(\mathrm{immediate} \text { data }) \\ \hline \text { Word count } & 1 \\ \hline \text { Cycle count } & 1 \\ \hline \text { Function } & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})-\# \mathrm{imm} 4-\mathrm{CY},(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ \hline \text { Affected flags } & \mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0 \text { to } \mathrm{N} 3 \\ \hline\end{array} \mathrm{l}\right.$ |
| :--- | :--- |

## [Description]

This instruction subtracts immediate data designated by imm4 and the value of the carry flag (CY) from the contents of the general-purpose register designated by Rd and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R 15 and that by imm4 is from 0 to F .

## [Example]

|  | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | - | - |  |  |  | - | - |
| MOV.W R0,\#0X0034 | 0034h | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| MOV.W R1,\#0X0001 | 0034h | 0001h | - | - | 1 | 0 | 0 | - | - | - | 1 | 0 |
| MOV.W R2,\#0XBA98 | 0034h | 0001h | BA98h | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| MOV.W R3,\#0X3456 | 0034h | 0001h | BA98h | 3456h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| SBC R0,\#0X4 | 0030h | 0001h | BA98h | 3456h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SBC R1,\#0XF | 0030h | FFF2h | BA98h | 3456h | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| SBC R2,\#0X8 | 0030h | FFF2h | BA8Fh | 3456h | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| SBC R3,\#0X1 | 0030h | FFF2h | BA8Fh | 3455h | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

## Instructions

## SBC Rd, \#imm16

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 1 & 0 & 0 & 0\end{array} 1\right]\left[\begin{array}{lll}0 & 111 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0][\mathrm{i} 15 \text { to i8][i7 to i0] } \\ \hline \text { Argument } & \mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \text { select }), \mathrm{imm} 16=16 \mathrm{bit}(\mathrm{immediate} \text { data) } \\ \hline \text { Word count } & 2 \\ \hline \text { Cycle count } & 2 \\ \hline \text { Function } & (\mathrm{Rd}) \leftarrow(\mathrm{Rd})-\# \text { imm16 }-\mathrm{CY},(\mathrm{PC}) \leftarrow(\mathrm{PC})+4 \\ \hline \text { Affected flags } & \mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0 \text { to } \mathrm{N} 3 \\ \hline\end{array} \mathrm{l}\right.$ |
| :--- | :--- | :--- |

## [Description]

This instruction subtracts immediate data designated by imm16 and the value of the carry flag (CY) from the contents of the general-purpose register designated by Rd and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R 15 and that by imm16 is from 0 to FFFF.

## [Example]

MOV.W
R0,\#0X1234
MOV.W R1,\#0X0001
MOV.W
R2,\#0XBA98
MOV.W
R3,\#0X8765
SBC
R0,\#0X1234
SBC R1,\#0XFFFF
SBC R2,\#0X9898
SBC R3,\#0X5678

| R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 1234h | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 1234h | 0001h | - | - | 1 | 0 | 0 | - | - | - | 1 | 0 |
| 1234h | 0001h | BA98h | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 1234h | 0001h | BA98h | 8765h | 3 | 0 | 0 | - | - | - | 0 | 1 |
| 0000h | 0001h | BA98h | 8765h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0000h | 0002h | BA98h | 8765h | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0000h | 0002h | 21 FFh | 8765h | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0000h | 0002h | 21 FFh | 30EDh | 3 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |

## SBC Rx, \#imm8

| Instruction code | $\left[\begin{array}{lllll}0 & 1 & 1 & 1 & 1\end{array} 11\right][i 7 i 6 i 5 i 4 i 3 i 2 i 1 i 0]$ |
| :--- | :--- |
| Argument | imm $8=8$ bit(immediate data $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rx}) \leftarrow(\mathrm{Rx})-\# \mathrm{imm} 8-\mathrm{CY},(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction subtracts immediate data designated by imm8 and the value of the carry flag (CY) from the contents of the general-purpose register Rx designated indirectly by bits 12 to 15 (N0 to N3) of the PSW and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FF .

## [Example]

MOV.W
R3,\#0X3456
MOV.W
MOV.W
R2,\#0XFFFF
R1,\#0X7654
MOV.W
SBC
INC R1
SBC Rx,\#0X99
NOT R2
SBC Rx,\#0X01
SWPB R3
SBC Rx,\#0X55

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | CY | HC | OV | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| - | - | - | $3456 h$ | 3 | 0 | 0 | - | - | - | 1 | 0 |
|  | - | - | FFFFh | $3456 h$ | 2 | 0 | 0 | - | - | - | 0 |
| 1 |  |  |  |  |  |  |  |  |  |  |  |
| - | $7654 h$ | FFFFh | $3456 h$ | 1 | 0 | 0 | - | - | - | 0 | 0 |
| 8000h | $7654 h$ | FFFFh | $3456 h$ | 0 | 1 | 0 | - | - | - | 1 | 1 |
| 7F0Ah | 7654h | FFFFh | $3456 h$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 7F0Ah | 7655h | FFFFh | 3456h | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 7F0Ah | 75BCh | FFFFh | 3456h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 7F0Ah | 75BCh | 0000h | 3456h | 2 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 7F0Ah | 75BCh | FFFFh | 3456h | 2 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 7F0Ah | 75BCh | FFFFh | 5634h | 3 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 7F0Ah | 75BCh | FFFFh | 55DEh | 3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

## SBC Rg, Ŕs

| Instruction code | $\left[\begin{array}{llll}0 & 1 & 0 & 1\end{array} 1111\right][s 3 s 2 s 1 s 0 d 3 d 2 d 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-(\mathrm{Rs})-\mathrm{CY},(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction subtracts the contents of the general-purpose register designated by Rs and the value of the carry flag (CY) from the contents of the general-purpose register designated by Rd and places the result in Rd.
The legitimate value range designated by Rd is from R 0 to R 15 and that by Rs is from R0 to R15.

## [Example]

MOV.W R0,\#0X1234
MOV.W R1,\#0X1234
MOV.W R2,\#0X89AB
MOV.W R3,\#0X3456
SBC R0,R1
SBC R1,R2
SBC R2,R3
SBC R3,R0
SBC R3,R2
SBC R3,R2

| $\mathbf{R 0}$ | $\mathbf{R 1}$ | $\mathbf{R 2}$ | $\mathbf{R 3}$ | N3 to <br> N0 | $\mathbf{Z 8}$ | $\mathbf{Z 1 6}$ | $\mathbf{C Y}$ | $\mathbf{H C}$ | $\mathbf{O V}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 1234h | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 1234h | 1234 h | - | - | 1 | 0 | 0 | - | - | - | 1 | 0 |
| 1234 h | 1234 h | 89 ABh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 1234h | 1234 h | 89 ABh | 3456 h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 0000 h | 1234 h | 89 ABh | 3456 h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 000 h | 8889 h | 89 ABh | 3456 h | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0000 h | 8889 h | 5554 h | 3456 h | 2 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 000 h | 8889 h | 5554 h | 3456 h | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0000 h | 8889 h | 5554 h | DF02h | 3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0000 h | 8889 h | 5554 h | 89 ADh | 3 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |

SDIV

| Instruction code |  |
| :---: | :---: |
| Argument |  |
| Word count | 1 |
| Cycle count | 18 to 19 cycles |
| Function | $(\mathrm{R} 0$ : quotient $) \ldots(\mathrm{R} 1:$ remainder $) \leftarrow(\mathrm{R} 0) \div(\mathrm{R} 2)($ signed division $),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | Z8,Z16,P,S,CY(equal to S) HC, OV, and N3 to N0 all cleared. |

## [Description]

This instruction places the result of dividing the contents (signed 16-bit data) of the general-purpose register R0 by the contents (signed 16-bit data) of the general-purpose register R2 in R0 and the remainder of the division in R1.
No valid result is guaranteed if the value of $R 2$ is 0 .

## [Example]

| MOV.W | R0,\#0X89AB |
| :--- | :--- |
| MOV.W | R1,\#0X5678 |
| MOV.W | R2,\#0X1234 |
| MOV.W | R3,\#0XDEF0 |
| SDIV |  |
| MOV.W | R0,\#0X8000 |
| MOV.W | R2,\#0X0002 |
| SDIV |  |
| MOV.W | R0,\#0XFFFF |
| SDIV |  |


| R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| $89 A B h$ | - | - | - | $0040 h$ |
| $89 A B h$ | $5678 h$ | - | - | $1000 h$ |
| $89 A B h$ | $5678 h$ | $1234 h$ | - | $2020 h$ |
| $89 A B h$ | $5678 h$ | $1234 h$ | DEF0h | $3040 h$ |
| FFFAh | E6E3h | $1234 h$ | DEF0h | $0044 h$ |
| 8000h | E6E3h | $1234 h$ | DEF0h | $0065 h$ |
| $8000 h$ | E6E3h | $0002 h$ | DEF0h | $2024 h$ |
| C000h | $0000 h$ | $0002 h$ | DEF0h | $0045 h$ |
| FFFFh | $0000 h$ | $0002 h$ | DEF0h | $0044 h$ |
| $0000 h$ | FFFFh | $0002 h$ | DEF0h | $0003 h$ |

## <Note>

The cycle count of this instruction is variable.
The sign of the remainder is identical to that of the dividend.
The flags (Z8, Z16, P, and S) are affected by R0 (quotient).

## Instructions

## SDIVLH

| Instruction code |  | 00E8H |
| :---: | :---: | :---: |
| Argument |  |  |
| Word count | 1 |  |
| Cycle count | 18 to 19 cycles |  |
| Function | $\begin{aligned} & \hline \text { (R0 : quotient }) \ldots(\mathrm{R} 1: \text { remainder }) \leftarrow(\mathrm{R} 1 \ll 16+\mathrm{R} 0) \div(\mathrm{R} 2)(\text { signed division }), \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |  |
| Affected flags | Z8,Z16,P,S,CY(equal to S) | HC, OV, and N3 to N0 all cleared. |

## [Description]

This instruction places the result of dividing signed 32-bit data ( $\mathrm{R} 1 \ll 16+\mathrm{R} 0$ ) by R 2 (signed 16-bit data) in R 0 and the remainder of the division in R1.
No valid result is guaranteed if the value of R2 is 0 or the quotient (R0) exceeds the value range of 8000 h (-32768) to 7FFFh (32767).
[Example]

| MOV.W | R0,\#0X0A9F |
| :--- | :--- |
| MOV.W | R1,\#0X3AB0 |
| MOV.W | R2,\#0X8001 |
| MOV.W | R3,\#0XDEF0 |
| SDIVLH |  |
| MOV.W | R0,\#0X0AA0 |
| MOV.W | R1,\#0X3AB0 |
| MOV.W | R2,\#0X8001 |
| SDIVLH |  |
| MOV.W | R0,\#0XF560 |
| MOV.W | R1,\#0XC54F |
| MOV.W | R2,\#0X7FFF |
| SDIVLH |  |


| R0 | R1 | R2 | R3 | PSW |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |
| 0A9Fh | - | - | - | 0000 h |
| 0A9Fh | $3 A B 0 h$ | - | - | 1020 h |
| 0A9Fh | 3AB0h | 8001 h | - | 2040 h |
| 0A9Fh | $3 A B 0 h$ | 8001 h | DEF0h | 3040 h |
| 8A9Fh | 0000 h | 8001 h | DEF0h | 0064 h |
| 0AA0h | 0777 h | 8001 h | DEF0h | 0004 h |
| 0AA0h | 3AB0h | 8001 h | DEF0h | 1024 h |
| 0AA0h | 3AB0h | 8001 h | DEF0h | 2044 h |
| 8A9Fh | 0001 h | 8001 h | DEF0h | 0064 h |
| F560h | 0001h | 8001 h | DEF0h | 0044 h |
| F560h | C54Fh | 8001h | DEF0h | 1064 h |
| F560h | C54Fh | 7FFFh | DEF0h | 2024 h |
| 8A9Fh | FFFFh | 7FFFh | DEF0h | 0064 h |

## <Note>

The cycle count of this instruction is variable.
The sign of the remainder is identical to that of the dividend.
The flags (Z8, Z16, P, and S) are affected by R0 (quotient).

## SET1

 m16, \#imm3| Instruction code | $[111 \mathrm{X}$ i2i1i0 1$][\mathrm{m} 7 \mathrm{~m} 6 \mathrm{~m} 5 \mathrm{~m} 4 \mathrm{~m} 3 \mathrm{~m} 2 \mathrm{~m} 1 \mathrm{~m} 0] \quad \mathrm{E} 100 \mathrm{H}(\mathrm{RAM}), \mathrm{F} 100 \mathrm{H}(\mathrm{SFR})$ |
| :--- | :--- |
| Argument | $\mathrm{m} 16=16 \mathrm{bit}($ Lower 8 bit valid for operation code $), \mathrm{imm} 3=3 \mathrm{bit}($ bit select $)$ |
| Word count | 1 |
| Cycle count | 2 |
| Function | $(\mathrm{m} 16) \leftarrow(\mathrm{m} 16)$ of bit $\# \mathrm{imm} 3 \leftarrow 1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction sets the bit, in the 2-byte RAM (data memory) location or SFR (one of the registers dedicated to control the internal peripheral devices) addressed by m16, that is designated by immediate data designated by imm3, to 1 .
The legitimate value range designated by imm 3 is from 0 to 8 .
The compiler generates the instruction code while regarding RAM or SFR as the destination of transfer according to the value of ml 6 (first operand data).

- When specifying a RAM location, specify m16 with a value from 00 H to $\mathrm{FFH}(0000 \mathrm{H}$ to 00 FFH$)$. It is disallowed to specify a RAM address not lower than 100 H .
- When specifying a SFR, specify m16 with a value from 7F00H to 7FFFH.

The basic types of generated instruction code are E100H (RAM) and F100H (SFR), respectively, The lower-order 8 bits of m16 are reflected in the behavior of the instruction code.
[Example]

MOV.B 0X50,\#0XFF
MOV.B 0X51,\#0X32
MOV.B 0X52,\#0X00
MOV.B 0X53,\#0X54
SET1 0X50,\#0X02
SET1 0X51,\#0X00
SET1 0X52,\#0X04
SET1 0X53,\#0X07

| RAM <br> (50h) | RAM <br> (51h) | RAM <br> (52h) | RAM <br> (53h) | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| FFh | - | - | - | 0 | 0 | 0 | 1 |
| FFh | 32 h | - | - | 0 | 0 | 1 | 0 |
| FFh | 32 h | 00 h | - | 1 | 1 | 0 | 0 |
| FFh | 32 h | 00 h | 54 h | 0 | 0 | 1 | 0 |
| FFh | 32 h | 00 h | 54 h | 0 | 0 | 0 | 1 |
| FFh | 33 h | 00 h | 54 h | 0 | 0 | 0 | 0 |
| FFh | 33 h | 10 h | 54 h | 0 | 0 | 1 | 0 |
| FFh | 33 h | 10 h | D4h | 0 | 0 | 0 | 1 |

## Instructions

## SET1 Rd, \#imm4

| Instruction code | $\left[\begin{array}{lllll\|}0 & 0 & 0 & 1 & 0\end{array} 01\right][i 3 i 2 i 110 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{imm} 4=4 \mathrm{bit}(\mathrm{bit}$ select $)$ |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})$ of bit $\# \mathrm{imm} 4 \leftarrow 1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction sets the bit of the general-purpose register designated by Rd that is designated by immediate data designated by imm4 to 1 .
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm4 is from 0 to F .

## [Example]

| MOV.W | R0, \#0X7FFF |
| :--- | :--- |
| MOV.W | R1,\#0X5432 |
| MOV.W | R2,\#0X0000 |
| MOV.W | R3,\#0X7654 |
| SET1 | R0,\#0X02 |
| SET1 | R1,\#0X00 |
| SET1 | R2,\#0X04 |
| SET1 | R3,\#0X0F |


| R0 | R1 | R2 | R3 | N3 to <br> N0 | $\mathbf{Z 8}$ | $\mathbf{Z 1 6}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 7FFFh | - | - | - | 0 | 0 | 0 | 1 | 0 |
| 7FFFh | 5432 h | - | - | 1 | 0 | 0 | 0 | 0 |
| 7FFFh | 5432 h | 0000 h | - | 2 | 1 | 1 | 0 | 0 |
| 7FFFh | 5432 h | 0000 h | 7654 h | 3 | 0 | 0 | 0 | 0 |
| 7FFFh | 5432h | 0000 h | 7654h | 0 | 0 | 0 | 1 | 0 |
| 7FFFh | 5433h | 0000 h | 7654h | 1 | 0 | 0 | 1 | 0 |
| 7FFFh | 5433h | 0010 h | 7654h | 2 | 0 | 0 | 1 | 0 |
| 7FFFh | 5433h | 0010 h | F654h | 3 | 0 | 0 | 1 | 1 |

## SET1 Ŕ, Ŕs

| Instruction code | [00000010111][s3s2s1s0d3d2d1d0] | 0B00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{bit}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})$ of bit (Rs) $\& 000 \mathrm{Fh} \leftarrow 1,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16, P,S,N0 to N3 |  |

## [Description]

This instruction sets the bit, in the general-purpose register designated by Rd , that is designated by the lower-order 4 bits of the general-purpose register designated by Rs, to 1 .
The legitimate value range designated by Rd is from R 0 to R 15 and that by Rs is from R0 to R15.

## [Example]

MOV.W R0,\#0X7FFF
MOV.W R1,\#0X5432
MOV.W R2,\#0X0000
MOV.W R3,\#0X7654
SET1 R0,R1
SET1 R1,R2
SET1 R2,R3
SET1 R3,R0

| R0 | R1 | R2 | R3 | N3 to <br> N0 | $\mathbf{Z 8}$ | $\mathbf{Z 1 6}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 7FFFh | - | - | - | 0 | 0 | 0 | 1 | 0 |
| 7FFFh | 5432 h | - | - | 1 | 0 | 0 | 0 | 0 |
| 7FFFh | 5432h | 0000 h | - | 2 | 1 | 1 | 0 | 0 |
| 7FFFh | 5432h | 0000 h | 7654 h | 3 | 0 | 0 | 0 | 0 |
| 7FFFh | 5432h | 0000h | 7654h | 0 | 0 | 0 | 1 | 0 |
| 7FFFh | 5433h | 0000 h | 7654h | 1 | 0 | 0 | 1 | 0 |
| 7FFFh | 5433h | 0010h | 7654h | 2 | 0 | 0 | 1 | 0 |
| 7FFFh | 5433h | 0010 h | F654h | 3 | 0 | 0 | 1 | 1 |

## Instructions

## SHL Rd, \#imm4

| Instruction code | [0001111111][i3i2ili0d3d2d1d0] | 3 F 00 H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), imm4 $=4 \mathrm{bit}$ (immediate data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})$ logical shift left \#imm4 bit $(\mathrm{CY}) \leftarrow$ last shift bit, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16, CY, P,S,N0 to N3 |  |

## [Description]

This instruction shifts the contents of the general-purpose register designated by Rd to the left by the amount (shift amount) of immediate data designated by imm4. Finally, the instruction places the overflow bit out of the MSB in the carry flag (CY).
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm4 is from 0 to F .
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{aligned} & \text { N3 to } \\ & \text { N0 } \end{aligned}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0,\#0XCDEF | CDEFh | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| MOV.W | R1,\#0X5432 | CDEFh | 5432h | - | - | 1 | 0 | 0 | - | 0 | 0 |
| MOV.W | R2,\#0X0000 | CDEFh | 5432h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W | R3,\#0X8761 | CDEFh | 5432h | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| CLR1 | R14,\#2 | CDEFh | 5432h | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| SHL | R0,\#0X02 | 37BCh | 5432h | 0000h | 8761h | 0 | 0 | 0 | 1 | 0 | 0 |
| SHL | R1,\#0X00 | 37 BCh | 5432h | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 0 |
| SHL | R2,\#0X01 | 37 BCh | 5432h | 0000h | 8761h | 2 | 1 | 1 | 0 | 0 | 0 |
| SHL | R3,\#0X0C | 37 BCh | 5432h | 0000h | 1000h | 3 | 1 | 0 | 0 | 1 | 0 |

## <Note>

The contents of Rd are shifted to the left and are padded with 0s from the LSB side.

## SHL Rd, Rs

| Instruction code | [001111110][s3s2s1s0d3d2d1d0] | 3E00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | (Rd) $\leftarrow(\mathrm{Rd})$ logical shift left (Rs)\&000Fh bit (CY) $\leftarrow$ last shift bit,(PC) $\leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16,CY,P,S,N0 to N3 |  |

## [Description]

This instruction shifts the contents of the general-purpose register designated by Rd to the left by the amount (shift amount) of the lower-order 4 bits of the general-purpose register designated by Rs. Finally, the instruction places the overflow bit out of the MSB in the carry flag (CY).
The legitimate value range designated by Rd is from R0 to R15 and that of Rs is from R0 to R15.
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0,\#0XCDEF | CDEFh | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| MOV.W | R1,\#0X5432 | CDEFh | 5432h | - | - | 1 | 0 | 0 | - | 0 | 0 |
| MOV.W | R2,\#0X0000 | CDEFh | 5432h | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W | R3,\#0X8761 | CDEFh | 5432h | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| CLR1 | R14,\#2 | CDEFh | 5432h | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| SHL | R0,R1 | 37 BCh | 5432h | 0000h | 8761h | 0 | 0 | 0 | 1 | 0 | 0 |
| SHL | R1,R2 | 37 BCh | 5432h | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 0 |
| SHL | R2,R3 | 37 BCh | 5432h | 0000h | 8761h | 2 | 1 | 1 | 0 | 0 | 0 |
| SHL | R3,R0 | 37 BCh | 5432h | 0000h | 1000h | 3 | 1 | 0 | 0 | 1 | 0 |

## <Note>

The contents of Rd are shifted to the left and are padded with 0s from the LSB side.

## Instructions

## SHR Rd, \#imm4

| Instruction code | [0001111101][i3i2ili0d3d2d1d0] | 3D00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select),imm4 $=4 \mathrm{bit}($ immediate data) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | (Rd) $\leftarrow(\mathrm{Rd})$ logical shift right \#imm4 bit $(\mathrm{CY}) \leftarrow$ last shift bit, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16, CY, P, S,N0 to N3 |  |

## [Description]

This instruction shifts the contents of the general-purpose register designated by Rd to the right by the amount (shift amount) of immediate data designated by imm4. Finally, the instruction places the overflow bit out of the LSB in the carry flag (CY).
The legitimate value range designated by Rd is from R0 to R15 and that by imm4 is from 0 to F .
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{gathered} \text { N3 to } \\ \text { N0 } \end{gathered}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0,\#0XFEDC | FEDCh | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| MOV.W | R1,\#0X9BDF | FEDCh | 9BDFh | - | - | 1 | 0 | 0 | - | 0 | 1 |
| MOV.W | R2,\#0X0000 | FEDCh | 9BDFh | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W | R3,\#0X8761 | FEDCh | 9BDFh | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| CLR1 | R14,\#2 | FEDCh | 9BDFh | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| SHR | R0,\#0X0F | 0001h | 9BDFh | 0000h | 8761h | 0 | 0 | 0 | 1 | 1 | 0 |
| SHR | R1,\#0X00 | 0001h | 9BDFh | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 1 |
| SHR | R2,\#0X01 | 0001h | 9BDFh | 0000h | 8761h | 2 | 1 | 1 | 0 | 0 | 0 |
| SHR | R3,\#0X01 | 0001h | 9BDFh | 0000h | 43B0h | 3 | 0 | 0 | 1 | 0 | 0 |

## <Note>

The contents of Rd are shifted to the right and are padded with 0s from the MSB side.

## SHR Rd, Rs

| Instruction code |  | 3 C 00 H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R}$ select $)$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | (Rd) $\leftarrow(\mathrm{Rd})$ logical shift right (Rs) \& 000Fh bit $(\mathrm{CY}) \leftarrow$ last shift bit, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16,CY,P,S,N0 to N3 |  |

## [Description]

This instruction shifts the contents of the general-purpose register designated by Rd to the right by the amount (shift amount) of the lower-order 4 bits of the general-purpose register designated by Rs. Finally, the instruction places the overflow bit out of the LSB in the carry flag (CY).
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R15
[Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | CY | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  | - | - |
| MOV.W | R0,\#0XFEDC | FEDCh | - | - | - | 0 | 0 | 0 | - | 0 | 1 |
| MOV.W | R1,\#0X9BDF | FEDCh | 9BDFh | - | - | 1 | 0 | 0 | - | 0 | 1 |
| MOV.W | R2,\#0X0000 | FEDCh | 9BDFh | 0000h | - | 2 | 1 | 1 | - | 0 | 0 |
| MOV.W | R3,\#0X8761 | FEDCh | 9BDFh | 0000h | 8761h | 3 | 0 | 0 | - | 1 | 1 |
| CLR1 | R14,\#2 | FEDCh | 9BDFh | 0000h | 8761h | E | 0 | 0 | 0 | 0 | 0 |
| SHR | R0,R1 | 0001h | 9BDFh | 0000h | 8761h | 0 | 0 | 0 | 1 | 1 | 0 |
| SHR | R1,R2 | 0001h | 9BDFh | 0000h | 8761h | 1 | 0 | 0 | 1 | 0 | 1 |
| SHR | R2,R3 | 0001h | 9BDFh | 0000h | 8761h | 2 | 1 | 1 | 0 | 0 | 0 |
| SHR | R3,R0 | 0001h | 9BDFh | 0000h | 43B0h | 3 | 0 | 0 | 1 | 0 | 0 |

## <Note>

The contents of Rd are shifted to the right and are padded with 0 s from the MSB side.

## Instructions

## SUB Rg, \#imm4

| Instruction code | $[01010101][$ [3i3i2i1i0d3d2d1d0 $]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select),imm4 $=4 \mathrm{bit}(\mathrm{immediate}$ data) |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-\#$ imm4,(PC $\leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction subtracts immediate data designated by imm4 from the contents of the general-purpose register designated by Rd and places the result in Rd .
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm4 is from 0 to F .

## [Example]

MOV.W R0,\#0X0034
MOV.W R1,\#0X0001
MOV.W R2,\#0XBA98
MOV.W R3,\#0X3456
SUB R0,\#0X4
SUB R1,\#0XF
SUB R2,\#0X8
SUB R3,\#0X1

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{C Y}$ | $\mathbf{H C}$ | $\mathbf{O V}$ | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| 0034 h | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| 0034 h | 0001 h | - | - | 1 | 0 | 0 | - | - | - | 1 | 0 |
| 0034 h | 0001 h | BA98h | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| 0034 h | 0001 h | BA98h | 3456 h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| 0030 h | 0001 h | BA98h | 3456 h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0030 h | FFF2h | BA98h | 3456 h | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0030 h | FFF2h | BA90h | 3456 h | 2 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0030 h | FFF2h | BA90h | 3455 h | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

## SUB Rd, \#imm16

| Instruction code | [0 011100001$][01100 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0][\mathrm{i} 15$ to i8][i7 to i0] | 3160 H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select),imm16 $=16 \mathrm{bit}($ immediate data) |  |
| Word count | 2 |  |
| Cycle count | 2 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-\# \mathrm{imm} 16,(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$ |  |
| Affected flags | Z8,Z16,CY,HC,OV,P,S,N0 to N3 |  |

## [Description]

This instruction subtracts immediate data designated by imm16 from the contents of the general-purpose register designated by Rd and places the result in Rd .
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm16 is from 0 to FFFF.

## [Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|c} \text { N3 to } \\ \text { NO } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  |  |  | - | - |
| MOV.W | R0,\#0X1234 | 1234h | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| MOV.W | R1,\#0X0001 | 1234h | 0001h | - | - | 1 | 0 | 0 | - | - | - | 1 | 0 |
| MOV.W | R2,\#0XBA98 | 1234h | 0001h | BA98h | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| MOV.W | R3,\#0X8765 | 1234h | 0001h | BA98h | 8765h | 3 | 0 | 0 | - | - | - | 0 | 1 |
| SUB | R0,\#0X1234 | 0000h | 0001h | BA98h | 8765h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| SUB | R1,\#0XFFFF | 0000h | 0002h | BA98h | 8765h | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| SUB | R2,\#0X9898 | 0000h | 0002h | 2200h | 8765h | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| SUB | R3,\#0X5678 | 0000h | 0002h | 2200h | 30EDh | 3 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |

## Instructions

## SUB Rx, \#imm8

| Instruction code | $\left[\begin{array}{lllll}0 & 1 & 111101][i 7 i 6 i 5 i 4 i 3 i 2 i 1 i 0] & \text { 5D00H } \\ \hline \text { Argument } & \text { imm } 8=8 \text { bit(immediate data }) \\ \hline \text { Word count } & 1 \\ \hline \text { Cycle count } & 1 \\ \hline \text { Function } & (\mathrm{Rx}) \leftarrow(\mathrm{Rx})-\# \mathrm{imm} 8,(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ \hline \text { Affected flags } & \mathrm{Z} 8, \mathrm{Z} 16, \mathrm{CY}, \mathrm{HC}, \mathrm{OV}, \mathrm{P}, \mathrm{S} \\ \hline\end{array} \mathrm{l}\right.$ |
| :--- | :--- |

## [Description]

This instruction subtracts immediate data designated by imm8 from the contents of the general-purpose register Rx designated indirectly by the value of bits 12 to 15 (N0 to N3) of the PSW and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FF .

## [Example]

MOV.W
R3,\#0X3456
MOV.W
MOV.W
MOV.W
SUB
R1,\#0X7654 R0,\#0X8000

Rx,\#0XF6
INC R1
SUB Rx,\#0X99
NOT R2
SUB Rx,\#0X01
SWPB R3
SUB Rx,\#0X55

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | CY | HC | OV | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - |  |  |  | - | - |
| - | - | - | $3456 h$ | 3 | 0 | 0 | - | - | - | 1 | 0 |
| - | - | FFFFh | $3456 h$ | 2 | 0 | 0 | - | - | - | 0 | 1 |
| - | $7654 h$ | FFFFh | $3456 h$ | 1 | 0 | 0 | - | - | - | 0 | 0 |
| 8000h | 7654h | FFFFh | $3456 h$ | 0 | 1 | 0 | - | - | - | 1 | 1 |
| 7F0Ah | 7654h | FFFFh | $3456 h$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 7F0Ah | 7655h | FFFFh | $3456 h$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 7F0Ah | 75BCh | FFFFh | 3456h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 7F0Ah | 75BCh | 0000h | 3456h | 2 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 7F0Ah | 75BCh | FFFFh | 3456h | 2 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 7F0Ah | 75BCh | FFFFh | 5634h | 3 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 7F0Ah | 75BCh | FFFFh | 55DFh | 3 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

## SUB Rd, Rs

| Instruction code |  | 4D00H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select), $\mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select})$ |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd})-(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |  |
| Affected flags | Z8,Z16,CY,HC,OV,P,S,N0 to N3 |  |

## [Description]

This instruction subtracts the contents of the general-purpose register designated by Rs from the contents of the general-purpose register designated by Rd and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R15.

## [Example]

|  |  | R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { NO } \end{array}$ | Z8 | Z16 | CY | HC | OV | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | - | - | - | - | - |  |  |  | - | - |
| MOV.W | R0,\#0X1234 | 1234h | - | - | - | 0 | 0 | 0 | - | - | - | 1 | 0 |
| MOV.W | R1,\#0X1234 | 1234h | 1234h | - | - | 1 | 0 | 0 | - | - | - | 1 | 0 |
| MOV.W | R2,\#0X89AB | 1234h | 1234h | 89ABh | - | 2 | 0 | 0 | - | - | - | 0 | 1 |
| MOV.W | R3,\#0X3456 | 1234h | 1234h | 89ABh | 3456h | 3 | 0 | 0 | - | - | - | 1 | 0 |
| SUB | R0,R1 | 0000h | 1234h | 89ABh | 3456h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| SUB | R1,R2 | 0000h | 8889h | 89ABh | 3456h | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| SUB | R2,R3 | 0000h | 8889h | 5555h | 3456h | 2 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| SUB | R3,R0 | 0000h | 8889h | 5555h | 3456h | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| SUB | R3,R2 | 0000h | 8889h | 5555h | DF01h | 3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| SUB | R3,R2 | 0000h | 8889h | 5555h | 89ACh | 3 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

## Instructions

## SWPB Rd

| Instruction code |  | 3080H |
| :---: | :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select) |  |
| Word count | 1 |  |
| Cycle count | 1 |  |
| Function | $\begin{aligned} & \text { Hibyte(Rd) } \Leftrightarrow \text { Lobyte(Rd) } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \hline \end{aligned}$ |  |
| Affected flags | Z8,Z16, P,S,N0 to N3 |  |

## [Description]

This instruction swaps the higher-order 8 bits of the general-purpose register designated by Rd with its lower-order 8 bits.
The legitimate value range designated by Rd is from R 0 to R 15 .

## [Example]

MOV.W R0,\#0X5678
SWPB R0
MOV.W R1,\#0X0000
SWPB R1
MOV.W R2,\#0X1200
SWPB R2
MOV.W R3,\#0X3456
SWPB R3
MOV.W R0,\#0X8118
SWPB R0
MOV.W R1,\#0X5678
SWPB R1

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 7856h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 7856h | $0000 h$ | - | - | 1 | 1 | 1 | 0 | 0 |
| 7856h | $0000 h$ | - | - | 1 | 1 | 1 | 0 | 0 |
| 7856h | $0000 h$ | $1200 h$ | - | 2 | 1 | 0 | 0 | 0 |
| 7856h | $0000 h$ | $0012 h$ | - | 2 | 0 | 0 | 0 | 0 |
| 7856h | $0000 h$ | $0012 h$ | $3456 h$ | 3 | 0 | 0 | 1 | 0 |
| 7856h | $0000 h$ | $0012 h$ | $5634 h$ | 3 | 0 | 0 | 1 | 0 |
| 8118h | $0000 h$ | $0012 h$ | $5634 h$ | 0 | 0 | 0 | 0 | 1 |
| 1881h | $0000 h$ | $0012 h$ | $5634 h$ | 0 | 0 | 0 | 0 | 0 |
| 1881h | $5678 h$ | $0012 h$ | $5634 h$ | 1 | 0 | 0 | 0 | 0 |
| 1881h | 7856h | $0012 h$ | $5634 h$ | 1 | 0 | 0 | 0 | 0 |

## SWPN Rd

| Instruction code |  |
| :---: | :---: |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select) |
| Word count | 1 |
| Cycle count | 1 |
| Function | $\begin{aligned} & \text { Hibyte }(\mathrm{Rd}) \leftarrow \text { Hibyte }(\mathrm{Rd}), \text { Lobyte }(\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \& 000 \mathrm{Fh} \ll 4+(\mathrm{Rd}) \& 00 \mathrm{~F} 0 \mathrm{~h} \gg 4 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \end{aligned}$ |
| Affected flags | Z8,Z16, P,S,N0 to N3 |

## [Description]

This instruction swaps between the higher- and lower-order 4 bits of the lower-order 8 bits of the general-purpose register designated by Rd.
The legitimate value range designated by Rd is from R 0 to R 15 .

## [Example]

MOV.W R0,\#0X5678 SWPN R0

MOV.W R1,\#0X0000
SWPN R1
MOV.W R2,\#0X1200
SWPN R2
MOV.W R3,\#0X3456
SWPN R3
MOV.W R0,\#0X8118
SWPN R0
MOV.W R1,\#0X5678
SWPN R1

| R0 | R1 | $\mathbf{R 2}$ | $\mathbf{R 3}$ | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678 h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5687 h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5687 h | 0000 h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5687 h | 0000 h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5687 h | 0000 h | 1200 h | - | 2 | 1 | 0 | 0 | 0 |
| 5687 h | 0000 h | 1200 h | - | 2 | 1 | 0 | 0 | 0 |
| 5687 h | 0000 h | 1200 h | 3456 h | 3 | 0 | 0 | 1 | 0 |
| 5687 h | 0000 h | 1200 h | 3465 h | 3 | 0 | 0 | 1 | 0 |
| 8118 h | 0000 h | 1200 h | 3465 h | 0 | 0 | 0 | 0 | 1 |
| 8181 h | 0000 h | 1200 h | 3465 h | 0 | 0 | 0 | 0 | 1 |
| 8181 h | 5678 h | 1200 h | 3465 h | 1 | 0 | 0 | 0 | 0 |
| 8181 h | 5687 h | 1200 h | 3465 h | 1 | 0 | 0 | 0 | 0 |

## <Note>

The value of the higher-order 8 bits of Rd remains unchanged.

## Instructions

## SWPW Rd, Rs

| Instruction code | $\left[\begin{array}{lll\|}0 & 011 & 0\end{array} 010\right][\mathrm{s} 3 \mathrm{~s} 2 \mathrm{~s} 1 \mathrm{~s} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0]$ |
| :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)}$ |
| Word count | 1 |
| Cycle count | 2 |
| Function | $(\mathrm{Rd}) \Leftrightarrow(\mathrm{Rs})$ exchange, $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction swaps the contents of the general-purpose register designated by Rd with the contents of the general-purpose register designated by Rs.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R15.

## [Example]

MOV.W R0,\#0X5678
MOV.W R1,\#0X0000
MOV.W R2,\#0X1200
MOV.W R3,\#0X3456
SWPW R0,R1
SWPW R1,R2
SWPW R2,R3
MOV.W R0,\#0X8118
MOV.W R1,\#0X5678
SWPW R3,R0
SWPW R0,R1

| R0 | R1 | R2 | R3 | $\begin{array}{\|c\|} \hline \text { N3 to } \\ \text { N0 } \end{array}$ | Z8 | Z16 | P | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5678h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000h | 1200h | - | 2 | 1 | 0 | 0 | 0 |
| 5678h | 0000h | 1200h | 3456h | 3 | 0 | 0 | 1 | 0 |
| 0000h | 5678h | 1200h | 3456h | 0 | 1 | 1 | 0 | 0 |
| 0000h | 1200h | 5678h | 3456h | 1 | 1 | 0 | 0 | 0 |
| 0000h | 1200h | 3456h | 5678h | 2 | 0 | 0 | 1 | 0 |
| 8118h | 1200h | 3456h | 5678h | 0 | 0 | 0 | 0 | 1 |
| 8118h | 5678h | 3456h | 5678h | 1 | 0 | 0 | 0 | 0 |
| 5678h | 5678h | 3456h | 8118h | 3 | 0 | 0 | 0 | 1 |
| 5678h | 5678h | 3456h | 8118h | 0 | 0 | 0 | 0 | 0 |

## XOR Rd, Rs

| Instruction code | $\left[\begin{array}{lll\|}01000100][s 3 s 2 s 1 s 0 d 3 d 2 d 1 d 0] & 4400 \mathrm{H} \\ \hline \text { Argument } & \mathrm{Rd}=4 \mathrm{bit}(\mathrm{R} \text { select }), \mathrm{Rs}=4 \mathrm{bit}(\mathrm{R} \mathrm{select)} \\ \hline \text { Word count } & 1 \\ \hline \text { Cycle count } & 1 \\ \hline \text { Function } & (\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \wedge(\mathrm{Rs}),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ \hline \text { Affected flags } & \mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0 \text { to } \mathrm{N} 3 \\ \hline\end{array} \mathrm{l}\right.$ |
| :--- | :--- |

## [Description]

This instruction takes the exclusive OR of the contents of the general-purpose register designated by Rd and the contents of the general-purpose register designated by Rs and places the result in Rd.
The legitimate value range designated by Rd is from R0 to R15 and that by Rs is from R0 to R15.

## [Example]

MOV.W R0,\#0X5678
MOV.W R1,\#0X0000
MOV.W R2,\#0XFEDC
MOV.W R3,\#0X3456
XOR R0,R1
XOR R1,R2
XOR R2,R3
XOR R3,R0

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| 5678 h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 5678 h | 0000 h | - | - | 1 | 1 | 1 | 0 | 0 |
| 5678h | 0000 h | FEDCh | - | 2 | 0 | 0 | 0 | 1 |
| 5678 h | 0000 h | FEDCh | 3456 h | 3 | 0 | 0 | 1 | 0 |
| 5678h | 0000 h | FEDCh | 3456 h | 0 | 0 | 0 | 0 | 0 |
| 5678h | FEDCh | FEDCh | 3456h | 1 | 0 | 0 | 0 | 1 |
| 5678h | FEDCh | CA8Ah | 3456h | 2 | 0 | 0 | 1 | 1 |
| 5678h | FEDCh | CA8Ah | 622Eh | 3 | 0 | 0 | 1 | 0 |

## Instructions

## XOR Rd, \#imm16

| Instruction code | $\left[\begin{array}{llllll}0 & 0 & 1 & 1 & 0 & 0\end{array} 01\right]\left[\begin{array}{lll}0 & 0 & 1\end{array} 0 \mathrm{~d} 3 \mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~d} 0\right][\mathrm{i} 15$ to i8][i7 to i0] |
| :--- | :--- | :--- |
| Argument | $\mathrm{Rd}=4 \mathrm{bit}(\mathrm{R}$ select $)$, imm16 $=16 \mathrm{bit}($ immediate data $)$ |
| Word count | 2 |
| Cycle count | 2 |
| Function | $(\mathrm{Rd}) \leftarrow(\mathrm{Rd}) \wedge \#$ \#mm16,(PC $) \leftarrow(\mathrm{PC})+4$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}, \mathrm{N} 0$ to N 3 |

## [Description]

This instruction takes the exclusive OR of the contents of the general-purpose register designated by Rd and immediate data designated by imm16 and places the result in Rd.
The legitimate value range designated by Rd is from R 0 to R 15 and that by imm16 is from 0 to FFFF.

## [Example]

| MOV.W | R0,\#0X5678 | 5678h | - | - | - | 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV.W | R1,\#0X0000 | 5678h | 0000h | - | - | 1 | 1 | 1 | 0 | 0 |
| MOV.W | R2,\#0XFEDC | 5678h | 0000h | FEDCh | - | 2 | 0 | 0 | 0 | 1 |
| MOV.W | R3,\#0X3456 | 5678h | 0000h | FEDCh | 3456h | 3 | 0 | 0 | 1 | 0 |
| XOR | R0,\#0X0078 | 5600h | 0000h | FEDCh | 3456h | 0 | 1 | 0 | 0 | 0 |
| XOR | R1,\#0X0000 | 5600h | 0000h | FEDCh | 3456h | 1 | 1 | 1 | 0 | 0 |
| XOR | R2,\#0X0012 | 5600h | 0000h | FECEh | 3456h | 2 | 0 | 0 | 0 | 1 |
| XOR | R3, \#0XFFFF | 5600h | 0000h | FECEh | CBA9h | 3 | 0 | 0 | 1 | 1 |

## XOR Rx, \#imm8

| Instruction code | $\left[\begin{array}{llll}0 & 1 & 0 & 0\end{array} 101\right][i 7 i 6 i 5 i 4 i 3 i 2 i 1 i 0]$ |
| :--- | :--- |
| Argument | imm $8=8$ bit(immediate data) |
| Word count | 1 |
| Cycle count | 1 |
| Function | $(\mathrm{Rx}) \leftarrow(\mathrm{Rx})^{\wedge} 16 \mathrm{bbit}$ data(Hibyte $=00 \mathrm{H}$, Lobyte $\left.=\# \mathrm{imm} 8\right),(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| Affected flags | $\mathrm{Z} 8, \mathrm{Z} 16, \mathrm{P}, \mathrm{S}$ |

## [Description]

This instruction takes the exclusive OR of the contents of the general-purpose register Rx designated indirectly by the value of bits 12 to 15 (N0 to N3) of the PSW and the 16-bit data of which the higher-order 8 bits are 00 h and the lower-order 8 bits are immediate data designated by imm8 and places the result in Rx.
The legitimate value range designated by imm8 is from 0 to FF .

## [Example]

MOV.W
R3,\#0X3456
MOV.W
R2,\#0XFEDC
MOV.W
R1,\#0X0001
MOV.W R0,\#0X5678
XOR Rx,\#0X78
DEC R1
XOR Rx,\#0X00
SWPB R2
XOR Rx,\#0X01
DEC R3
XOR Rx,\#0XFF

| R0 | R1 | R2 | R3 | N3 to <br> N0 | Z8 | Z16 | $\mathbf{P}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - | - |
| - | - | - | $3456 h$ | 3 | 0 | 0 | 1 | 0 |
| - | - | FEDCh | $3456 h$ | 2 | 0 | 0 | 0 | 1 |
| - | $0001 h$ | FEDCh | $3456 h$ | 1 | 0 | 0 | 1 | 0 |
| 5678h | 0001 h | FEDCh | $3456 h$ | 0 | 0 | 0 | 0 | 0 |
| 5600h | $0001 h$ | FEDCh | $3456 h$ | 0 | 1 | 0 | 0 | 0 |
| 5600h | $0000 h$ | FEDCh | $3456 h$ | 1 | 1 | 1 | 0 | 0 |
| 5600h | $0000 h$ | FEDCh | $3456 h$ | 1 | 1 | 1 | 0 | 0 |
| 5600h | $0000 h$ | DCFEh | $3456 h$ | 2 | 0 | 0 | 0 | 1 |
| 5600h | $0000 h$ | DCFFh | $3456 h$ | 2 | 0 | 0 | 1 | 1 |
| 5600h | $0000 h$ | DCFFh | 3455h | 3 | 0 | 0 | 1 | 0 |
| 5600h | $0000 h$ | DCFFh | 34AAh | 3 | 0 | 0 | 1 | 0 |

## Important Note

This document is designed to provide the reader with accurate information in easily understandable form regarding the device features and the correct device implementation procedures.
The sample configurations included in the various descriptions are intended for reference only and should not be directly incorporated in user product configurations.
ON Semiconductor shall bear no responsibility for obligations concerning patent infringements, safety or other legal disputes arising from prototypes or actual products created using the information contained herein.

LC88 SERIES CHAPTER 5 INSTRUCTIONS

|  | USER'S MANUAL |
| ---: | ---: |
| Rev. 0 | December 18, 2015 |
| Microcontroller Business Unit |  |
| ON Semiconductor |  |

