onsemi

3-phase Inverter Power $\overline{}$ Module 650 V SPM $^\circ$ 49 Series Application Note

AND9944/D

INTRODUCTION

This application note provides practical guidelines for designing with the SPM 49 Series power modules. This series of Intelligent Power Modules (IPM) for 3−phase motor drives contains a three−phase inverter stage, gate drivers and a thermistor (Optional).

Design Concept

The SPM 49 design objective is to provide a minimized package and a low power consumption module with improved reliability. This is achieved by applying new gate−driving High−Voltage Integrated Circuit (HVIC), a new Insulated−Gate Bipolar Transistor (IGBT) of advanced silicon technology, and improved Direct Bonded Copper (DBC) substrate based on transfer mold package. The SPM 49 achieves reduced board size and improved reliability compared to existing discrete solutions. Target applications are inverter motor drives for industrial use, such as commercial air conditioners, general−purpose inverters and servo motors. The temperature sensing function of SPM 49 products are implemented in the LVIC to enhance the system reliability and isolated optional thermistor is available as well. The analog voltage proportional to the temperature of the LVIC and integrated thermistor temperature in module are provided for monitoring the module temperature and necessary protections against over−temperature situations. Figure 1 shows the package outline structure.

Figure 1. External View and Internal Structure of SPM 49

Key Features

- 650 V / 30, 50, 75 A, three phase IGBT inverter including control ICs for gate driving and protections
- Very low thermal resistance by adopting DBC substrate
- Easy PCB layout thanks to built−in bootstrap circuits
- Open emitter configuration for easy monitoring of each phase current sensing
- Sense IGBT technology is applied for low side to provide over current protection
- Single−grounded power supply thanks to built−in HVICs and bootstrap operations
- Built−in temperature sensing function by LVIC and optional NTC
- Isolation rating of 2500 Vrms / min

PRODUCT DESCRIPTION

Ordering Information

Figure 2. Ordering Information

Product Line−up

Table 1 shows the basic line up without package variations. Online loss and temperature simulation tool,

Motion Control Design Tool is recommended to find out the right IPM product for the desired application. For package drawing, please refer to Chapter [Package Outline](#page-6-0).

1. These motor ratings are general ratings, so it can be changed by the operating conditions.

2. Under development.

Internal Circuit Diagram

Three bootstrap circuits generate the voltage needed for driving the high−side IGBTs. The boost diodes are internal to the part and sourced from VDD (15 V). There is an internal level shift circuit for the high−side drive signals allowing all control signals to be driven directly from GND levels common with the control circuit such as the microcontroller without requiring external isolation with opto−couplers.

Major differences between SPM 49 −T version and normal version are shown on pins 38 and 39 of the internal circuit diagram as shown in Figure [3](#page-2-0). The −T version has built−in NTC which senses the temperature of the power chip. Normal version NTC is not built in. Both −T version and Normal version function as conventional functions LVIC temperature sensing signal is output from the VTS pin.

(5) V

C

(6) U

 $(7) P$

↵

(8) RTH

 \bigcirc

Figure 4. Package Top−View and Pin Assignment

(4) W

(3) NU

(

(1) NW

 \bigcirc

(2) NV

Table 2. NUMBERS, NAMES AND DUMMY PINS

Detailed Pin Definition and Notification

Pins: VB(U) − VS(U), VB(V) − VS(V), VB(W) − VS(W) High−side bias voltage pins for driving the IGBT /

high−side bias voltage ground pins for driving the IGBTs.

VB(U), VB(V), VB(W) are integrated bootstrap diode cathode pins.

These are drive power supply pins for providing gate drive power to the high−side IGBTs.

The virtue of the ability to bootstrap the circuit scheme is that no external power supplies are required for the high−side IGBTs. Each bootstrap capacitor is charged from the VDD supply during ON state of the corresponding low−side IGBT and Diode.

To prevent malfunctions caused by noise and ripple in the supply voltage, a low−ESR, a low−ESL filter

capacitor should be mounted very close to these pins.

Pins: VDD(UH), VDD(VH), VDD(WH), VDD(L)

Low−side bias voltage pin / high−side bias voltage pins. This is control supply pins for the built−in ICs.

These four pins should be connected externally.

To prevent malfunctions caused by noise and ripple in the supply voltage, a low−ESR, low−ESL filter capacitor should be mounted very close to these pins.

Pin: VSS(H), VSS(L)

Control signal ground pin.

This is supply ground pin for the built−in ICs.

Important! To avoid noise influences, the main power circuit current should not be allowed to blow through this pin.

Pins: HIN(U), HIN(V), HIN(W), LIN(U), LIN(V), LIN(W) Signal input pins.

These pins control the operation of the built−in IGBTs.

They are activated by voltage input signals. The terminals are internally connected to a Schmitt−trigger circuit composed of 5 V−class CMOS.

The signal logic of these pins is active high. The IGBT associated with each of these pins is turned on.

ON when a sufficient logic voltage is applied to these pins.

The wiring of each input should be as short as possible to protect the SPM 49 against noise influences.

To prevent signal oscillations, an RC coupling as illustrated in Figure [32](#page-27-0) is recommended.

Pin: CIN

Over−current and short−circuit detection input pin.

The current sensing shunt resistor should be connected between the pin CIN and the low−side ground

Pin VSS to detect over or short circuit current.

The shunt resistor should be selected to meet the detection levels matched for the specific application.

An RC filter should be connected to the CIN pin to eliminate noise.

The connection length between the shunt resistor and CIN pin should be minimized.

Pin: RSC

Low−side sense IGBT current flows through this pin. Short−circuit and over current can be detected at

this pin through an external resistor. If using three shunt resistors at N terminal for OCP and SCP without sensing from RSC, RSC pin should be connected to VSS pin.

Pin: VFO

Fault output pin.

This is the fault output alarm pin. An active low output is given on this pin for a fault state condition in the SPM 49.

The alarm conditions are: Short−Circuit Current Protection (SCP), and low−side bias Under−Voltage Lock Out (UVLO).

The VFO output is open drain configured. The VFO signal line should be pulled to the 5 V logic power supply with approximately 4.7 k Ω resistance.

Pin: CFOD

Fault output duration time control pin.

The fault−out pulse width time depends on the capacitance value of CFOD.

Pin: RTH (Optional for −T type)

For case temperature (Tc) detection, this pin should be connected to an external series resistor.

The external series resistor should be selected to meet the detection range matched for the specification of each application (for details, refer to Figure [26](#page-22-0)).

Pin: VTS

Analog temperature sensing output pin.

This is to indicate the temperature of LVIC with analog voltage. LVIC itself creates some power loss, but mainly heat generated from the IGBTs will increase the temperature of the LVIC.

VTS versus temperature characteristics is illustrated in Figure [22](#page-20-0).

Pin: P

Positive DC−link pin.

This is the DC−link positive power supply pin of the inverter.

It is internally connected to the collectors of the high−side IGBTs.

To suppress surge voltage caused by the DC−link wiring or PCB pattern inductance, connect a smoothing filter capacitor close to this pin (tip: metal film capacitor is typically used).

Pins: NU, NV, NW

Negative DC−link pins.

These are the DC−link negative power supply pins (power ground) of the inverter.

These pins are connected to the low−side IGBT emitters of the each phase.

These pins are used to one shunt or three shunt resistor.

Pins: U, V, W

Inverter power output pins.

Inverter output pins for connecting to the inverter load (e.g. motor).

PACKAGE

Package Structure

Since heat dissipation is an important factor limiting the power module's current capability, the heat dissipation characteristics of a package are important in determining the performance. A trade−off exists among heat dissipation characteristics, package size, and isolation characteristics. The key to good package technology lies in the optimization package size while maintaining outstanding heat dissipation characteristics without compromising the isolation rating.

In SPM 49, technology was developed with DBC substrate that resulted in good heat dissipation characteristics. Power chips are attached directly to the DBC substrate. This technology is applied SPM 49, achieving improved reliability and heat dissipation.

Figure 5 shows the internal package structure and cross−sections including the lead frame and boding wires.

Figure 6 shows each creepage and clearance distance of the SPM 49 package.

Figure 5. External View, Vertical Structure for Heat Dissipation and Cross Section of SPM 49

Figure 6. Isolation Distance of SPM 49

Package Outline

Unit: mm

NOTES:

-
-
- 1. DIMENSIONING AND TOLERANCING PER
1. DIMENSIONING AND TOLERANCING PER
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b and c APPLY TO THE PLATED LEADS
- AND ARE MEASURED BETWEEN 1.00 AND 2.00
FROM THE LEAD TIP.
- 4. POSITION OF THE LEAD IS DETERMINED AT THE BASE OF THE LEAD WHERE IT EXITS THE PACKAGE BODY.

SIDE VIEW

Figure 7. NFALxx65L4BT

37,80

38.00

37.60

 $\mathsf{D}4$

Figure 8. NFALxx65L4B

Marking Specification

PRODUCT SYNOPSIS

This section discusses electrical specification, characteristics and mechanical characteristics.

Absolute Maximum Rating

 $(Tj = 25^{\circ}C$, unless otherwise specified)

ABSOLUTE MAXIMUM RATING (Tj = 25°C, unless otherwise specified)

3. These values had been made on acquisition by the calculation considered to design factor. The maximum junction temperature rating of power chips integrated within the SPM 49 products are 150°C.

THERMAL RESISTANCE (BASE ON NFAL5065L4B(T))

4. For the measurement point of case temperature (T_C) , please refer Figure [10.](#page-10-0)

Electrical Characteristic

 $(Tj = 25^{\circ}C$, unless otherwise specified)

ELECTRICAL CHARACTERISTIC (T_J = 25°C unless otherwise noted)

BOOTSTRAP CIRCUIT PART

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. ton and toff include the propagation delay time of the internal drive IC. tc(on) and tc(off) are the switching time of IGBT itself under the given gate driving condition internally. For the detail information, please refer to Figure 11.

6. Short−circuit current protection is functioning only at low side.

Recommended Operating Conditions

(Base on NFAL5065L4B (T))

RECOMMENDED OPERATING CONDITIONS (Base on NFAL5065L4B(T))

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

7. This product might not make response if input pulse with is lee than the recommended value.

Mechanical Characteristics

MECHANICAL CHARACTERISTICS

OPERATION SEQUENCE FOR PROTECTIONS

Short Circuit Protection

The 650 V SPM 3 uses external shunt resistor for the short circuit current detection, as shown in Figure 12. LVIC has a built−in short−circuit current protection function. This protection function senses the voltage to the CIN pin. If this voltage (VCIN) exceeds the VSC(ref) (the threshold voltage trip level of over current protection) specified in the device datasheets (VSC(ref), typ. is 0.48 V), a fault signal is asserted and the all low side IGBTs are turned off.

Typically, the maximum short−circuit current magnitude is gate−voltage dependent: higher gate voltage (VDD and VBS) results in larger short−circuit current. To avoid potential problems, the maximum short circuit trip level is set below 1.5 times the nominal rated collector current. The LVIC short circuit protection timing chart is shown in Figure 12.

NOTES:

8. A1: normal operation: IGBT turn on and carrying current.

9. A2: short–circuit current detection (SC trigger).

- 10.A3: hard IGBT gate interrupt.
- 11. A4: IGBT turns off.

12.A5: fault output timer operation start with internal delay (min. 1.6 ms, CFOD = 22 pF), Fault−out duration time is controlled by CFOD.

13.A6: input "L": IGBT turn off state.

14.A7: input "H": IGBT turn on state, but during the active period of fault output the IGBT doesn't turn on.

15.A8: IGBT keeps turn off state

Figure 12. Operation of Short−Circuit Protection & Timing Chart of Short−Circuit Protection Function

Under−Voltage Lock Out Protection

The LVIC has an Under−Voltage Lock Out protection (UVLO) function to protect the low−side IGBTs from

operation with insufficient gate driving voltage. A timing chart for this protection is shown in Figure [13.](#page-15-0)

NOTES: *Low*−*Side Protection Sequence*

16.B1: control supply voltage rise: after the voltage rises UVDDR, the circuits starts to operate when the next input is applied. 17.B2: normal operation: IGBT turn on and carrying current.

18.B3: under−voltage detection UVDDD.

19.B4: IGBT turn off in spite of control input is alive.

20.B5: fault output signal starts.

21.B6: under−voltage reset UVDDR.

22.B7: normal operation: IGBT turn on and carrying current. If fault−out duration (tfod) by external capacitor at CIN pin is longer than UVDDR timing, fault output and IGBT state are cleared after tfod.

Figure 13. Timing Chart of Low−side Under−Voltage Protection Function

The HVIC has an under−voltage lockout function to protect the high−side IGBT from insufficient gate driving voltage. A timing chart for this protection is shown in

Figure 14. A fault−out (VFO) alarm is not given for low HVIC bias conditions.

NOTES: *High*−*Side Protection Sequence*

23.C1: control supply voltage rises: after the voltage reaches UVBSR, the circuit starts when the next input is applied.

24.C2: normal operation: IGBT turn on and carrying current.

25.C3: under−voltage detection (UVBSD).

26.C4: IGBT turn off in spite of control input is alive, but there is no fault output signal.

27.C5: under−voltage reset (UVBSR).

28.C6: normal operation: IGBT turn on and carrying current

Figure 14. Timing Chart of High−Side Under−Voltage Protection Function

KEY PARAMETER DESIGN GUIDANCE

For stable operation, there are recommended parameters for passive components and bias conditions, considering operating characteristics of the 650 V SPM 49 series

Selection of RSC Resistor for Protection

Figure 15 is an example circuit of the short−circuit protection using the R_{SC} resistor. Sense IGBT is employed for the low side. The designer can use the RSC pin for Over−Current Protection (OCP) and Short−Circuit Protection (SCP) without an external shunt resistor at the N−terminal. The line current on RSC is detected and the protective operation signal is passed through the RC filter. If the voltage (VCIN) exceeds the VSC(ref), all the gates of the N−side three IGBTs are turned off and the fault signal is

transmitted from SPM 49 to MCU. Since repetitive short circuit is not allowable, IGBT operation should be halted immediately when the fault signal is given. Figure [16](#page-17-0) shows "R_{SC} resistance vs. trip current" curve of NFAL7565L4B(T) under the shunt resistor = 0Ω condition.

For current sensing, apply an external shunt resistor at each N terminal. Sensing voltage from RSC pin is influenced by an external shunt resistor, as shown in Figure [17](#page-17-0).

Figure [17](#page-17-0) shows RSC value of NFAL7565L4B(T) under one−shunt resistor condition. For adequate RSC value in a three−shunt structure, the RSC value needs to be considered by the N−terminal shunt resistor value and target protection current level.

Figure 15. Function Current Path in Short−Circuit Condition by Leg Short Circuit

Figure 16. Rsc Resistance vs. Trip Current Level for Protection at Variable Junction Temperature of NFAL7565L4B(T)

Figure 18. Rsc Resistance vs. Trip Current Level for Protection at Variable Junction Temperature of NFAL5065L4B(T)

Thermal Sensor Output (TOT) and NTC Thermistor

The junction temperature of power devices should not exceed the maximum junction temperature. Even though there is some margin between the T_{JMAX} specified on the datasheet and the actual T_{JMAX} at which power devices get destroyed, caution should be given to make sure the junction temperature stays well below the T_{JMAX} . One of the inconveniences in using previous versions of SPM 49 series products was lack of temperature monitoring. An NTC had to be mounted on the heat sink or very close to the module if over−temperature protection is required in the application

Circuit of VTS

The Thermal Sensing Unit analog voltage output reflects the temperature of the LVIC in 650 V SPM 49 version 6 series products. The relationship between VTS voltage output and LVIC temperature is shown in Figure [22.](#page-20-0) It does not have any self−protection function, and, therefore, it should be used appropriately based on application requirement. It should be noted that there is a time lag from IGBT temperature to LVIC temperature. It is very difficult

to respond quickly when temperature rises sharply in a transient condition such as shoot−through event. Even though VTS has some limitation, it will be definitely useful in enhance the system reliability. Figure 20 shows the LVIC location of SPM 49 series.

Figure 20. Location of VTS Function (LVIC) and NTC

Figure 21. Internal Block Diagram and Interface Circuit of VTS

Figure [21](#page-19-0) shows the equivalent circuit diagram of VTS inside IC and a typical application diagram. This output voltage is clamped to 5.2 V by an internal Zener diode, but in case the maximum input range of Analog to Digital converter of MCU is below 5.2 V, an external Zener diode should be inserted between an A/D input pin and the analog ground pin of MCU. An amplifier can be used to change the range of voltage input to the Analog to Digital converter to have better resolution of the temperature. It is recommended to add a ceramic capacitor of 1000 pF between VTS and VSS (Signal Ground) to make the VTS more stable.

Therefore, the load connected to VTS pin should be minimized to maintain the accurate voltage output level without degradation. Figure 22 shows that the relationship between VTS voltage and LVIC temperature. It can be expressed as the following equation.

 $VTS_{\text{min}} = 0.0243 \text{ x } T_{\text{LVIC}} + 0.3015 \text{ [V]}$ $VTS_{,typ} = 0.0243 \times T_{LVIC} + 0.4225$ [V] $VTS_{\text{max}} = 0.0243 \text{ x } T_{\text{LVIC}} + 0.5435 \text{ [V]}$

The maximum variation of VTS is 0.121 V, and the minimum variation of VTS is 0.121 V due to process variation which is equivalent $\pm 5^{\circ}$ C approximately. This is regardless of the temperature because the slopes of three lines are identical. If the ambient temperature information is available. For example, through NTC in the system, VTS can be measured to adjust the offset before the motor starts to operate. As temperature decreases further below 0°C, VTS decreases linearly until it reaches zero volts. If the temperature of LVIC increases above 150°C, which is above the maximum operating temperature, VTS would increase theoretically up to 5.2 V until it gets clamped by the internal zener diode.

Circuit of NTC Thermistor

The Motion SPM 49 series includes a Negative Temperature Coefficient (NTC) thermistor for module internal temperature sensing. This thermistor is located in DBC substrate with the power chip (IGBT//FWDi).

Therefore, the thermistor can accurately reflect the temperature of the power chip (see Figure 23).

Normally, circuit designers use two kinds of circuit for temperature protection (monitoring) by NTC thermistor. One is circuit by Analog−Digital Converter (ADC). The other is circuit by comparator. Figure 24 shows examples of application circuits with an NTC thermistor.

Figure 24. Over Temperature Protection Circuit by MCU and Comparator

Table 4. R−T TABLE OF NTC THERMISTOR

Selection of Shunt Resistor

Figure 27 shows an example circuit of the SC protection using 1−shunt resistor. The line current on the N side DC-ink is detected and the protective operation signal is passed through the RC filter. If the current exceeds the SC reference level, all the gates of the N−side three−phase IGBTs are switched to the off state and the VFO fault signal is transmitted to MCU. Since SC protection is non−repetitive, IGBT operation should be immediately halted when the VFO fault signal is given.

Figure 27. Short Circuit Current Protection Circuit with One Shunt Resistor

The value of shunt resistor is calculated by the following equation. Maximum over current trip level: $I_{OC(max)} = 1.5 \times I_C$ (rated current) SC trip referenced voltage: V_{SC} = min. 0.45 V, typ. 0.48 V, max. 0.51 V Shunt resistance: $I_{SC(max)} = V_{SC(max)} / R_{SHUNT(min)} \rightarrow R_{SHUNT(min)} = V_{SC(max)} / I_{SC(max)}$ If the deviation of shunt resistor should is limited below $\pm 5\%$, $R_{SHUNT(typ)} = R_{SHUNT(min)} / 0.95$, $R_{SHUNT(max)} = R_{SHUNT(typ)} \times 1.05$ Actual SC trip current level becomes: $I_{SC(typ)} = V_{SC(typ)} / R_{SHUNT(min)}$, $I_{SC(min)} = V_{SC(min)} / R_{SHUNT(max)}$ Inverter output power: $P_{\text{OUT}} = \sqrt{3}$ x VO,LL x $I_{\text{O(RMS)}}$ x PF Where: VO,LL = $(\sqrt{3}/\sqrt{2})$ x MI x (V_{DC} / 2) I(O)RMS = Maximum load current of inverter; and MI = Modulation Index; VDC = DC link voltage; PF = Power Factor Average DC Current $I_{DC\text{AVG}} = V_{DC\text{Link}} / (P_{out} \times \text{Eff})$ Where: Eff = Inverter Efficiency The power rating of shunt resistor is calculated by the following equation. $P_{SHUNT} = (I^2_{RMS} \times R_{SHUNT} \times Margin) / De$ -rating Ratio Where: Shunt resistor typical value at $T_C = 25^{\circ}C (R_{SHUNT})$ De–rating ratio of shunt resistor at $T_{SHUNT} = 100°C$ (From datasheet of shunt resistor) Safety margin (Determine by customer)

The value of shunt resistor calculation examples: DUT: NFAL5065L4B(T) Tolerance of shunt resistor: ±5% Over Current Trip Reference Voltage: $Vsc(ref)_{min} = 0.45 \text{ V}$, $Vsc(ref)_{1/2} = 0.50 \text{ V}$, $Vsc(ref)_{1/2} = 0.55 \text{ V}$ Maximum Load Current of Inverter (IRMS): 35 Arms Maximum Peak Load Current of Inverter $(I_{C(max)})$: 75 A Modulation Index (MI): 0.9 DC Link Voltage (V_{DC Link}): 300 V Power Factor (PF): 0.8 Inverter Efficiency (Eff): 0.95 Shunt Resistor Value at $T_C = 25^{\circ}C (R_{SHUNT})$: 7 m Ω De−rating Ration of Shunt Resistor at T_{SHUNT} = 100°C: 70 % (refer to Figure 28) Safety Margin: 20%

Calculation results:

I_{SC(max)}: 1.5 x I_{C(max)} = 1.5 x 50 A = 75 A $R_{SHUNT(typ)}$: Vsc(ref)_{_typ} / I_{SC(max)} = 0.48 V / 75 A = 6.4 m Ω $R_{SHUNT(max)}$: $R_{SHUNT(max)}$ x 1.05 = 6.4 m Ω x 1.05A = 6.72 m Ω $R_{SHUNT(min)}$: $R_{SHUNT(min)} x 0.95 = 6.4 m\Omega x 0.95 A = 6.08 m\Omega$ $I_{SC(min)}$: $V_{SC}(ref)_{min} / R_{SHUNT(max)} = 0.45$ V / 6.72 m $\Omega = 67$ A $I_{SC(max)}$: $V_{SC}(ref)_{max}/R_{SHUNT(min)} = 0.51$ V / 6.08 m $\Omega = 84$ A $P_{OUT} = \sqrt{3} x ((\sqrt{3}/\sqrt{2}) x M I x (V_{DC}/2)) x I_{(O)RMS} x PF = (3/\sqrt{2}) x 0.9 x (300/2) x 35 x 0.8 = 8019 W$ $I_{DC_AVG} = (P_{OUT}/Eff)/V_{DC}$ Link = 28.14 A $P_{SHUNT} = (I_{DC_AVG}^2 X R_{SHUNT} X Margin) / De-rating Ratio = (28.14² x 0.0065 x 1.2) / 0.7 = 8.8 W (therefore, the proper power$ rating of shunt resistor is over 9 W).

When over−current events are detected, the 650 V Motion SPM 49 series shuts down all low−side IGBTs and sends out the fault−out (VFO) signal. FAULT output timer operation start with internal delay (typ. 2.4 ms, $CFOD = 22$ nF), Fault−out duration time is controlled by CFOD. To prevent malfunction, it is recommended that an RC filter be inserted at the CIN pin. To shut down IGBTs within $3 \mu s$ when over−current situation occurs, a time constant of $0.75 \sim 1.25$ us is recommended. Table 5 shows the shunt resistance and typical short−circuit protection current.

Time Constant of Internal Delay

An RC filter is prevents noise−related over and short circuit current protection (OCP, SCP) circuit malfunction. The RC time constant is determined by the applied noise filter time and the Short−Circuit Withstanding Time (SCWT) of SPM 49 version series.

When the R_{shunt} voltage exceeds the VSC(ref) level, this is applied to the CIN pin via the RC filter. The RC filter delay is the time required for the CIN pin voltage to rise to the referenced OCP & SCP level. The LVIC has an internal filter time (logic filter time for noise elimination: around $0.85 \,\mu s$). Consider this filter time when designing the RC filter of CIN pin.Figure [29](#page-26-0) shows actual real time at over and short circuit current protection. Each time sections have a distribution, so we have to consider of distribution.

Table 6. TIME TABLE OF OVER AND SHORT CIRCUIT CONDITIONS; VSC(ref) TO LOW SIDE GATE, COLLECTOR CURRENT AND VFO

29. To guarantee safe short−circuit protection under all operating conditions, CIN should be triggered within 1.0 µs after short−circuit occurs. (Recommendation: SCWT < 3.0 μ s, Conditions: VDC = 400 V, VDD = 16.5 V, Tj = 150°C).

It is recommended that delay from short−circuit to CIN triggering should be minimized.

- 1. t1: from CIN detection to gate driver LO shut down
- 2. t2: from CIN detection to collector current 10%
- 3. t3: from CIN detection to fault out signal activation

Fault Output Circuit

Because VFO terminal is an open−drain type; it should be pulled up via a pull−up resistor.

Figure 31. Voltage−Current Characteristics of VFO Terminal

Circuit of Input Signal (HINx, LINx)

Figure 32 shows recommended I/O interface circuit between the MCU and SPM 49. Because SPM 49 input logic is active HIGH and there are built−in pull−down resistors, external pull−down resistors are not needed.

The input and fault output maximum rated voltages are shown in Table 18. Since the fault output is open drain and its rating is $VDD + 0.5$ V, 15 V supply interface is possible.

However, it is recommended that the fault output be configured with the 5 V logic supplies, which is the same as the input signals. It is also recommended that the decoupling capacitors be placed at both the MCU and Motion SPM 49 ends of the VFO signal line, as close as possible to each device. The RC coupling at each input (parts shown dotted in Figure 32) can be changed depending on the PWM control scheme used in the application and the wiring impedance of the PCB layout.

The input signal section of the Motion SPM 49 series integrates a 5 k Ω (typical) pull–down resistor. Therefore, when using an external filtering resistor between the MCU output and the Motion SPM 49 input, attention should be given to the signal voltage drop at the Motion SPM 49 input terminals to satisfy the turn on threshold voltage requirement. For instance, $R = 100 \Omega$ and $C = 1$ nF for the parts shown dotted in Figure 32.

Figure 32. Recommended MCU I/O Interface Circuit

Bootstrap Circuit Design

Operation of Bootstrap Circuit

The V_{BS} voltage, which is the voltage difference between $VB(X)$ and $VS(X)$, provides the supply to the HVIC within the 650 V SPM 49 series. This supply must be in the range of 13.0 V~18.5 V to ensure that the HVIC can fully drive the high−side IGBT. The SPM 49 series includes an under–voltage lock out protection function for the V_{BS} to ensure that the HVIC does not drive the high−side IGBT, if the V_{BS} voltage drops below a specified voltage. This function prevents the IGBT from operating in a high

dissipation mode. There are a number of ways in which the VBS floating supply can be generated. One of them is the bootstrap method described here (refer to Figure [33\)](#page-28-0). This method has the advantage of being simples and inexpensive. However, the duty cycle and on−time are limited by the requirement to refresh the charge in the bootstrap capacitor. The bootstrap to ground (either through the low−side or the load), the bootstrap capacitor (C_{BOOT}) is charged through the bootstrap diode (D_{BOOT}) and the resistor (R_{BOOT}) from the VDD supply.

Selection of Bootstrap Capacitor Considering Initial Charging

Adequate on−time of the low−side IGBT to fully charge the bootstrap capacitor is required for initial bootstrap charging. The initial charging time (t_{charge}) can be calculated by:

$$
t_{charge} = C_{BOOT} \times R_{BOOT} \times \frac{1}{\delta} \times \ln \frac{V_{DD}}{VDD - VBS(min.) - VF - VLS}
$$
\n
$$
(eq. 1)
$$

Where:

VF = Forward voltage drop across the bootstrap diode;

 $VBS(min.)$ = The minimum value of the bootstrap capacitor;

VLS = Voltage drop across the low−side IGBT or load; and Δ = Duty ratio of PWM.

When the bootstrap capacitor is charged initially; VDD drop voltage is generated based on initial charging method, VDD line SMPS output current, VDD source capacitance, and bootstrap capacitance. If VDD drop voltage reaches UVDDD level, the low side is shut down and a fault signal is activated.

To avoid this malfunction, related parameter and initial charging method should be considered. To reduce VDD

voltage drop at initial charging, a large VDD source capacitor and selection of optimized low−side turn−on method are recommended. Adequate on−time duration of the low−side IGBT to fully charge the bootstrap capacitor is initially required before normal operation of PWM starts.

Figure [34](#page-29-0) shows an example of initial bootstrap charging sequence. Once VDD establishes, VBS needs to be charged by turning on the low−side IGBTs. PWM signals are typically generated by an interrupt triggered by a timer with a fixed interval, based on the switching carrier frequency.

Therefore, it is desired to maintain this structure without creating complementary high−side PWM signals. The capacitance of VDD should be sufficient to supply necessary charge to VBS capacitance in all three phases. If a normal PWM operation starts before VBS reaches UVLO reset level, the high−side IGBTs cannot switch without creating a fault signal. It may lead to a failure of motor start in some applications. If three phases are charged synchronously, initial charging current through a single shunt resistor may exceed the over−current protection level.

Therefore, initial charging time for bootstrap capacitors should be separated, as shown in Figure [35](#page-29-0). The effect of the bootstrap capacitance factor and charging method (low−side IGBT driving method) is shown in Figure [36](#page-30-0).

Figure 34. Timing Chart of Initial Bootstrap Charging

Figure 35. Recommended Initial Bootstrap Capacitors Charging Sequence

Figure 36. Initial Charging According to Bootstrap Capacitance and Charging Method (Ref. Condition: VDD = 15 V / 300 mA, VDD Capacitor = 220 μ F, C_{BOOT} = 100 μ F, R $_{\text{BOOT}}$ = 20 Ω)

Selection of Bootstrap Capacitor Considering Operating The bootstrap capacitance can be calculated by:

$$
C_{\text{BOOT}} = \frac{I_{\text{leak}} \times \Delta t}{\Delta VBS}
$$
 (eq. 2)

Where:

t: maximum on pulse width of high−side IGBT;

 $\triangle VBS$: the allowable discharge voltage of the C_{BOOT} (voltage ripple); and

ILeak: maximum discharge current of the C_{BOOT} . Mainly via the following mechanisms:

Gate charge for turning the high−side IGBT on.

Quiescent current to the high−side circuit in HVIC.

Level−shift charge required by level−shifters in HVIC.

Leakage current in the bootstrap circuit.

C_{BOOT} capacitor leakage current (ignored for non−electrolytic capacitors).

Bootstrap diode reverse recovery charge.

Practically, 6.5 mA of I Leak is recommended for the 650 V SPM 49 series. By considering dispersion and reliability, the capacitance is generally selected to be 2~3 times the calculated one. The C_{BOOT} is only charged when the high−side IGBT is off and the VS(x) voltage is pulled down to ground.

The on−time of the low−side IGBT must be sufficient to for the charge drawn from the C_{BOOT} capacitor to be fully replenished. This creates an inherent minimum on−time of the low−side IGBT (or off−time of the high−side IGBT).

Figure 37. Capacitance of Bootstrap Capacitor on Variation of Switching Frequency

Based on switching frequency and recommended $\triangle VBS$.

 $I_{Leak}:$ circuit current = 6.5 mA (recommended value)

 $\triangle VBS$: discharged voltage = 1.0 V (recommended value)

 Δt : maximum on pulse width of high–side IGBT = 0.2 ms (depends on application)

 C_{BOOT} min = ((I_{leak} x Δt) / ΔV_{BS}) = ((6.5 mA x 0.2 ms) / $1.0 \text{ V} = 9 \text{ x } 10^{-6}$

 \rightarrow More than 2 times \rightarrow 26 µF. (33 µF STD value)

NOTE: The capacitance value can be changed according to the switching frequency, the capacitor selected, and the recommended VBS voltage of 13.0~18.5 V (from datasheet). The above result is just a calculation example. This value can be changed according to the actual control method and lifetime of the component.

Built−in Bootstrap Circuit

When the low−side IGBT or diode conducts, the bootstrap diode (D_{BOOT}) supports the entire bus voltage. Hence, a diode with withstand voltage of more than 650 V is recommended. It is important that this diode has a fast recovery (recovery time < 100 ns) characteristic to minimize the amount of charge fed back from the bootstrap capacitor into the VDD supply. The bootstrap resistor $(R_{\text{B}\text{O}\Omega}$ is to slow down the dVBS/dt and limit initial charging current (I_{charge}) of bootstrap capacitor.

Normally, a bootstrap circuit consists of bootstrap diode (D_{BOOT}) , bootstrap resistor (R_{BOOT}) , and bootstrap capacitor (C_{BOOT}). As shown in Figure [39](#page-33-0), the built-in bootstrap circuit of SPM 49 product has series resistor to be used without additional bootstrap resistor. Therefore, only external bootstrap capacitors are needed to make bootstrap circuit.

The characteristics of the built−in bootstrap diode in the SPM 49 products are:

Fast recovery diode: 650 V / 2 A

Resistive characteristic: equivalent resistor of approximately 15.5 Ω

Table 7 shows the specification of bootstrap circuit. Figure [39](#page-33-0) shows forward voltage drop and reverse recovery characteristic of the bootstrap diode.

Figure 38. V−I characteristics of Bootstrap Circuit in SPM 49 Series Products (Right: Zoom in Figure)

PRINT CIRCUIT BOARD (PCB) DESIGN

General Application Circuit Example

Figure 39 shows a general application circuitry of interface schematic with control signals connected directly to a MCU. Figure [40](#page-34-0) shows guidance of PCB layout for the 650 V SPM 49 series.

Figure 39. General Application Circuitry for 650 V Motion SPM 49

SPM 49 PKG Design for PCB Layout (Direct coupling)

Figure 40. Print Circuit Board (PCB) Layout Guidance for SPM 49 Series

SPM is a registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.
A listing of **onsemi**'s product/pate products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative