ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

CMOS 8-BIT MICROCONTROLLER



http://onsemi.com

LC872C00 SERIES USER'S MANUAL

REV: 1.00

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa

Chapt	ter 1 Overview	1-1
1.1	Overview	1-1
1.2	Features	1-1
1.3	Pinout	1-6
1.4	System Block Diagram	1-7
1.5	Pin Functions	1-8
1.6	Port Output Types	1-10
1.7	User Options Table	1-11
Chap	•	
2.1	Memory Space	
2.2	Program Counter (PC)	
2.3	Program Memory (ROM)	
2.4	Internal Data Memory (RAM)	
2.5	Accumulator/A Register (ACC/A)	
2.6	B Register (B) ·····	
2.7	C Register (C)	
2.8	Program Status Word (PSW)	
2.9	Stack Pointer (SP)	
2.10	3 3	
2.11	5	
	.11.1 Immediate Addressing (#)	
2	.11.2 Indirect Register Indirect Addressing ([Rn])	2-7
2	.11.3 Indirect Register + C register Indirect Addressing ([Rn, C])	2-7
2	.11.4 Indirect Register (R0) + Offset Value Indirect Addressing ([off])	
		2-8
2	.11.5 Direct Addressing (dst)	2-8
2	.11.6 ROM Table Look-up Addressing	2-9
2	.11.7 External Data Memory Addressing	2-9
2.12	2 Wait Sequence ·····	2-10
2	.12.1 Wait Sequence Occurrence	2-10
2	.12.2 What is a Wait Sequence?	2-10
Chap	ter 3 Peripheral System Configuration	
3.1		
	.1.1 Overview	
	.1.2 Functions ·····	
3	.1.3 Related Registers ·····	3-2
3	.1.4 Options	3-3

3.1.5 HALT and HOLD Mode Operation3-3
3.2 Port 1 3-4
3.2.1 Overview3-4
3.2.2 Functions3-4
3.2.3 Related Registers3-4
3.2.4 Options3-7
3.2.5 HALT and HOLD Mode Operation3-7
3.3 Port 2 3-8
3.3.1 Overview3-8
3.3.2 Functions3-8
3.3.3 Related Registers3-9
3.3.4 Options3-11
3.3.5 HALT and HOLD Mode Operation3-11
3.4 Port 3 3-12
3.4.1 Overview3-12
3.4.2 Functions3-12
3.4.3 Related Registers3-12
3.4.4 Options3-13
3.4.5 HALT and HOLD Mode Operation3-13
3.5 Port 7 3-14
3.5.1 Overview3-14
3.5.2 Functions3-14
3.5.3 Related Registers3-15
3.5.4 Options3-20
3.5.5 HALT and HOLD Mode Operation3-20
3.6 Port 8 3-21
3.6.1 Overview3-21
3.6.2 Functions3-21
3.6.3 Related Registers3-21
3.6.4 HALT and HOLD Mode Operation3-21
3.7 Port A
3.7.1 Overview3-22
3.7.2 Functions3-22
3.7.3 Related Registers3-22
3.7.4 Options3-23
3.7.5 HALT and HOLD Mode Operation3-23
3.8 Port B
3.8.1 Overview
3.8.2 Functions
3 8 3 Related Registers3-24

	3.8.4 Options	3-25
	3.8.5 HALT and HOLD Mode Operation	3-25
3	8.9 Port C	- 3-26
	3.9.1 Overview	3-26
	3.9.2 Functions	3-26
	3.9.3 Related Registers	3-26
	3.9.4 Options	3-27
	3.9.5 HALT and HOLD Mode Operation	3-27
3	3.10 Port E	· 3-28
	3.10.1 Overview	3-28
	3.10.2 Functions	3-28
	3.10.3 Related Registers ·····	3-28
	3.10.4 Options	3-29
	3.10.5 HALT and HOLD Mode Operation	3-29
3	3.11 Timer/Counter 0 (T0) ······	- 3-30
	3.11.1 Overview	3-30
	3.11.2 Functions	3-30
	3.11.3 Circuit Configuration	3-31
	3.11.4 Related Registers ·····	
3	3.12 High-speed Clock Counter	- 3-39
	3.12.1 Overview	3-39
	3.12.2 Functions	3-39
	3.12.3 Circuit Configuration	3-40
	3.12.4 Related Registers ·····	
3	3.13 Timer/Counter 1 (T1)	- 3-43
	3.13.1 Overview	3-43
	3.13.2 Functions	3-43
	3.13.3 Circuit Configuration	3-45
	3.13.4 Related Registers ·····	
3	3.14 Timers 4 and 5 (T4, T5)	· 3-54
	3.14.1 Overview	3-54
	3.14.2 Functions	3-54
	3.14.3 Circuit Configuration	3-54
	3.14.4 Related Registers ·····	3-56
3	3.15 Timers 6 and 7 (T6, T7)	· 3-58
	3.15.1 Overview	3-58
	3.15.2 Functions	3-58
	3.15.3 Circuit Configuration	3-58
	3.15.4 Related Registers ······	3-60

3.16 Base Timer (BT)	3-62
3.16.1 Overview	3-62
3.16.2 Functions ·····	3-62
3.16.3 Circuit Configuration	3-63
3.16.4 Related Registers ·····	3-64
3.17 RealTime Clock (RTC)	3-67
3.17.1 Overview	3-67
3.17.2 Functions	3-67
3.17.3 Circuit Configuration	3-68
3.17.4 Related Registers ·····	3-71
3.17.5 RTC Operations	3-75
3.18 Serial Interface 0 (SIO0)	3-77
3.18.1 Overview	3-77
3.18.2 Functions ·····	3-77
3.18.3 Circuit Configuration	3-78
3.18.4 Related Registers ·····	3-83
3.18.5 SIO0 Communication Examples	3-87
3.18.6 SIO0 HALT Mode Operation	3-92
3.19 Serial Interface 1 (SIO1)	3-93
3.19.1 Overview	3-93
3.19.2 Functions	3-93
3.19.3 Circuit Configuration	3-94
3.19.4 SIO1 Communication Examples	3-98
3.19.5 Related Registers	3-102
3.20 Asynchronous Serial Interface 1 (UART1)	3-104
3.20.1 Overview	3-104
3.20.2 Functions ·····	3-104
3.20.3 Circuit Configuration	3-105
3.20.4 Related Registers ·····	3-107
3.20.5 UART1 Continuous Communication Processing Examples	3-111
3.20.6 UART1 HALT Mode Operation	3-113
3.21 Asynchronous Serial Interface 2 (UART2)	3-114
3.21.1 Overview	3-114
3.21.2 Functions ·····	3-114
3.21.3 Circuit Configuration ······	3-115
3.21.4 Related Registers ·····	3-117
3.21.5 UART2 Continuous Communication Processing Examples	3-121
3.21.6 UART2 HALT Mode Operation	

3.22 PWM0 / PWM1 ·····	3-124
3.22.1 Overview	3-124
3.22.2 Functions ·····	3-124
3.22.3 Circuit Configuration	3-125
3.22.4 Related Registers	3-126
3.22.5 Setting Up the PWM0 and PWM1 Output Ports	3-128
3.23 PWM4 / PWM5	3-132
3.23.1 Overview	3-132
3.23.2 Functions ·····	3-132
3.23.3 Circuit Configuration	3-133
3.23.4 Related Registers ·····	3-134
3.23.5 Setting Up the PWM4 and PWM5 Output Ports	3-135
3.24 AD Converter(ADC12)	3-140
3.24.1 Overview	3-140
3.24.2 Functions ·····	3-140
3.24.3 Circuit Configuration	3-141
3.24.4 Related Registers	3-141
3.24.5 AD Conversion Example	3-145
3.24.6 Hints on the Use of the ADC	3-146
Chapter 4 Control Functions	
4.1 Interrupt Function	4-1
4.1 Interrupt Function 4.1.1 Overview	4-1 4-1
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions	4-1 4-1
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration	4-1 4-1 4-2
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers	4-1 4-1 4-2 4-3
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function	4-14-14-24-3
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview	4-14-14-24-34-6
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions	4-1 4-1 4-2 4-3 4-6
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration	4-14-14-24-64-6
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers	4-14-14-24-64-64-7
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC)	4-14-14-24-64-64-74-15
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview	4-14-14-14-24-64-64-74-15
4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview 4.3.2 Functions	4-1
4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview 4.3.2 Functions 4.3.3 Circuit Configuration	4-1
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview 4.3.2 Functions 4.3.3 Circuit Configuration 4.3.4 Related Registers	4-1
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview 4.3.2 Functions 4.3.3 Circuit Configuration 4.3.4 Related Registers 4.3.5 Notes on VMRC	4-1
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview 4.3.2 Functions 4.3.3 Circuit Configuration 4.3.4 Related Registers 4.3.5 Notes on VMRC 4.4 Standby Function	4-1
4.1 Interrupt Function 4.1.1 Overview 4.1.2 Functions 4.1.3 Circuit Configuration 4.1.4 Related Registers 4.2 System Clock Generator Function 4.2.1 Overview 4.2.2 Functions 4.2.3 Circuit Configuration 4.2.4 Related Registers 4.3 Variable Modulation Frequency RC Oscillator Circuit(VMRC) 4.3.1 Overview 4.3.2 Functions 4.3.3 Circuit Configuration 4.3.4 Related Registers 4.3.5 Notes on VMRC	4-1

4.	4.3 Related Registers ······4-22
4.5	Reset Function4-28
4.	5.1 Overview4-28
4.	5.2 Functions4-28
4.	5.3 Reset State4-29
4.6	Watchdog Timer Function 4-30
4.	6.1 Overview (with an External RC)4-30
4.	6.2 Functions4-30
4.	6.3 Circuit Configuration ······4-30
4.	6.4 Related Registers4-31
4.	6.5 Using the Watchdog Timer ······4-33
4.	6.6 Overview (with a Base Timer)4-36
4.	6.7 Functions4-36
4.	6.8 Circuit Configuration ······4-36
4.	6.9 Related Registers ······4-37
4.	6.10 Using the Watchdog Timer ······4-38
4.7	Internal Reset Function4-40
4.	7.1 Overview4-40
4.	7.2 Functions4-40
4.	7.3 Circuit Configuration ······4-40
4.	7.4 Options4-41
4.	7.5 Sample Operating Waveforms of the Internal Reset Circuit4-43
	7.6 Notes on the Use of the Internal Reset Circuit······4-44
4.	7.7 Notes to be Taken When Not Using the Internal Reset Circuit4-46
Apper	dixes
A.I	Special Functions Register (SFR) Map AI-(1-9)
Λ ΙΙ	Port Block Diagrams

1. Overview

1.1 Overview

The LC87F2C64A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 64K-byte flash ROM (onboard programmable), 2048-byte RAM, an on-chip debugger, a sophisticated 16-bit timer/counter (may be divided into two 8-bit timers/counters), a 16-bit timer/counter (may be divided into 8-bit timer + 8-bit timer/counter or two 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a realtime clock, a high-speed clock counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, two UART interfaces (full duplex), 12-bit PWM \times 4 channels, 12-bit, 16-channel AD converter with 12/8-bit resolution selector, a system clock frequency divider, an internal reset circuit, and 28-source 10-vector interrupt feature.

1.2 Features

ROM

LC872C00 series

LC87F2C64A: 65536 × 8 bits (flash ROM)

- Capable of a wide range of onboard programming with a 3.0 to 5.5V voltage source
- Block-erasable in 128-byte units
- Writable in 2-byte units

RAM

LC872C00 series

LC87F2C64A: 2048 × 9 bits

Minimum bus cycle time

- 83.3ns (at 12MHz, VDD = 3.0 to 5.5V)
- 250ns (at 4MHz, VDD = 2.4 to 5.5V)

Note: The bus cycle time here refers to the ROM read speed.

Minimum instruction cycle time (Tcyc)

- 250ns (at 12MHz, VDD = 3.0 to 5.5V)
- 750ns (at 4MHz, VDD = 2.4 to 5.5V)

Operating ambient temperature range

• $-30 \text{ to } +70 \,^{\circ}\text{C}$

Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units:

71 (P0n, P1n, P2n, P30 to P34, P70 to P73, P8n, PAn, PBn, PCn, PEn, XT2, CF2)

• Normal withstand voltage I/O ports (Multiplexed with oscillator):

2 (XT1, CF1)

• Reset pins

 $1 (\overline{RES})$

• Power pins:

6 (VSS1 to VSS3, VDD1 to VDD3)

Timers

- Timer 0: 16-bit timer/counter with a capture register
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels
 - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)
 - + 8-bit counter (with an 8-bit capture register)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
 - Mode 3: 16-bit counter (with a16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter (with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also from the lower-order 8 bits)
 - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - 1) The clock can be selected from among a subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts are programmable in 5 different time schemes.

Realtime clock (RTC)

- Provides, in conjunction with a base timer for which the subclock is selected as the clock source, a calendar function that counts by seconds, covering from January 1, 2000 to December 31, 2799 (including leap years).
- 2) Count clock calibration in approx. 1 ppm increments (within approx. ±129 ppm maximum)
- 3) Generates interrupts at day, hour, minute, or second intervals.

High-speed clock counter

- 1) Can count clocks with a maximum clock rate of 24 MHz (at a main clock frequency of 12MHz).
- 2) Real time output.

SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first is selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock rate = 4/3 Tcyc)
 - 3) Automatic continuous data transmission (1 to 256 bits)
 - 4) Release HOLD/X'tal HOLD mode upon receipt of a 1-byte of data (SPI).

- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2-or 3-wire configuration, 2 to 512 Tcyc transfer clock rate)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048Tcyc baudrate)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 Tcyc transfer clock rate)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

UART: 2 channels

- 1) Full duplex
- 2) 7/8/9 bit data bits selectable
- 3) 1 stop bit (2 bits in continuous data transmission mode)
- 4) Built-in baudrate generator

■ Remote control receiver circuit (multiplexed with the P73/INT3/ T0IN pin)

- 1) Noise filtering function (noise filter time constant selectable from 1 Tcyc, 32 Tcyc, and 128 Tcyc).
- 2) Noise filtering function is performed on the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at the pin is read regardless of the noise filtering function.

● AD converter: 12 bits × 16 channels

- 12-/8-bit AD converter resolution select
- Automatic reference voltage generator control

• PWM: 4 channels

• Multifrequency 12-bit PWM

Clock output function

- 1) Can generate clock outputs with a frequency of $\frac{1}{1}$, $\frac{1}{2}$, $\frac{1}{4}$, $\frac{1}{8}$, $\frac{1}{16}$, $\frac{1}{32}$, or $\frac{1}{64}$ of the source clock selected as the system clock.
- 2) Can generate the source clock for the subclock.

Buzzer output

• 2 kHz/ 4 kHz buzzer output is possible using the base timer.

Watchdog timer

- Either interrupt or system reset is selectable for the watchdog timer.
- Two types of watchdog timer are incorporated,
 - 1) Watchdog timer using an external RC circuit
 - 2) Watchdog timer using the base timer of the microcontroller
- One of the detection intervals (1/2/4/8 seconds) can be selected for the base timer-based watchdog timer by configuring options. Once a program has started, the detection interval cannot be changed.

Interrupts

- 28 sources, 10 vector addresses
 - Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt is not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address is given priority

No.	Vector	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/ INT5/base timer 0/base timer 1/RTC
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive/UART2 receive
8	0003BH	H or L	SIO1/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5/SPI
10	0004BH	H or L	Port 0/T4/T5/ PWM0, PWM1

- Priority levels X > H > L
- When interrupts of the same level occur at the same time, an interrupt with a smaller vector address is given priority.

Subroutine stack levels: Up to 1024 levels (The stack is allocated in RAM.)

High-speed multiplication/division instructions

16 bits × 8 bits (5 Tcyc execution time)
24 bits × 16 bits (12 Tcyc execution time)
16 bits ÷ 8 bits (8 Tcyc execution time)
24 bits ÷ 16 bits (12 Tcyc execution time)

Oscillator circuits

- High-speed RC oscillator circuit (internal): For system clock
- Low-speed RC oscillator circuit (internal): For system clock
- · CF oscillator circuit: For system clock, with internal Rf
- Crystal oscillator circuit: For low-speed system clock
- Variable modulation frequency RC oscillator circuit (VMRC) (internal): For system clock
 - 1) Adjustable in ±4% (typ.) increments from a selected center frequency
 - 2) Allows the frequency of the source oscillator clock to be measured using the input signal from the XT1 pin as the reference.

System clock divider function

- Can run on low current.
- The minimum instruction cycle is selectable from 250ns, 500ns, 1.0μs, 2.0μs, 4.0μs, 8.0μs, 16.0μs, 32.0μs, 64.0μs (at a main clock rate of 12 MHz).

Internal reset circuit

- Power-on reset (POR) function
 - POR reset is generated only at power-on time.
 - 2) The POR release level can be selected by configuring options.
- Low-voltage detection reset (LVD) function
 - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - 2) The use/disuse of the LVD function and the low voltage threshold level can be selected by configuring options.

Standby function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not stopped automatically.
 - 2) There are three ways of releasing HALT mode.
 - <1> Setting the reset pin to the low level
 - <2> System resetting by watchdog timer
 - <3> Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, crystal, and variable modulation frequency RC oscillators automatically stop operation.
 - 2) There are five ways of releasing HOLD mode.
 - <1> Setting the reset pin to the low level
 - <2> System resetting by watchdog timer
 - <3> Setting at least one of the INT0, INT1, INT2, INT3, INT4, and INT5 pins to the specified level
 - <4> Establishing an interrupt source at Port 0
 - <5> Establishing an SPI interrupt source
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and RTC.
 - 1) The CF, RC, and variable modulation frequency RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when X'tal HOLD mode is entered is retained.
 - 3) There are seven ways of releasing X'tal HOLD mode.
 - <1> Setting the reset pin to the low level
 - <2> System resetting by watchdog timer
 - <3> Setting at least one of the INT0, INT1, INT2, INT3, INT4, and INT5 pins to the specified level
 - <4> Establishing an interrupt source at Port 0
 - <5> Establishing an interrupt source in the base timer circuit
 - <6> Establishing an RTC interrupt source
 - <7> Establishing an SPI interrupt source

On-chip debugger function (flash ROM version)

• Supports software debugging with the IC mounted on the target board.


Package form

- QFP80 (14×14) (lead-free type)
- TQFP80J (12 × 12) (lead-free type)
- Chip

Development tools


• On-chip debugger: TCB87-Type B+LC87F2C64Z

1.3 Pinout



SANYO: QFP80 (14×14) (lead-free type) SANYO: TQFP80J (12×12) (lead-free type)

1.4 System Block Diagram



1.5 Pin Functions

Name	I/O	Description						Option	
VSS1 to VSS3	_	– Power su	– Power supply						
VDD1 to VDD3	_	+ Power su	pply					No	
V1	_	Must be ke	pt open					No	
VDC	_		Must be kept open						
CUP1, CUP2	_		Must be kept open						
Port 0	I/O	• 8-bit I/O						No Yes	
P00 to P07	1/0		fiable in 1-b	it units				105	
100 10107					and off in 1	-bit units			
			errupt input						
			HOLD release input						
			ed function						
			ART1 transn						
			ART1 receiv ART2 transn						
			ART2 transii						
					k/subclock se	electable)			
			ner 6 toggle			,			
		P07: Tii	ner 7 toggle	output					
Port 1	I/O	• 8-bit I/O						Yes	
P10 to P17			fiable in 1-b						
					and off in 1	-bit units			
		_	ed function						
			O0 data outṛ O0 data inpı						
			00 data mpt 00 clock I/C						
			Ol data outp						
			_						
		P15: SI0	P14: SIO1 data input/bus I/O P15: SIO1 clock I/O						
			P16: Timer 1 PWML output						
				H output/bu	zzer output				
Port 2	I/O	• 8-bit I/O		•				Yes	
P20 to P27			fiable in 1-b			1. 14 14			
			esistors can ted function		and off in 1	-bit units			
					release input	t/timer 1 eve	ent input		
					put/timer 0H				
		P24 to F			release input				
				•	put/timer 0H	I capture inp	out		
		Interruj	ot acknowle	dge type			1		
			Rising	Falling	Rising & Falling	H level	L level		
		INT4	0	0	0	×	×		
		INT5	0	0	0	×	×		
Port 3	I/O	• 5-bit I/O	port					Yes	
P30 to P34			fiable in 1-b	it units				105	
1000010.		_			and off in 1	-bit units			
		_	Multiplexed functions						
			P30: PWM4 output						
		P31: PWM5 output							
		DBGP0 (P32) to DBGP2 (P34): On-chip debugger pins (flash version only)							
					(110511 VE181	on only)			

Continued on following page

Continued from previous page

Name	I/O	Description O								
Port 7	I/O	• 4-bit I/O port								
P70 to P73		• I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units								
		 Pull-up resistors can be turned on and off in 1-bit units Multiplexed functions 								
		P70:INT0 input/HOLD release input/timer 0L capture input								
			chdog timer							
				D release inpu			ıt			
				D release inp						
		/timer 0L capture input/high-speed clock counter input P73:INT3 input (input with noise filter)/HOLD release input/timer 0								
		P/3:IN13 event	input (input input/timer (OH capture in	nut	reiease inp	ut/timer 0			
			acknowledge		Put					
		1			Rising &	LI level	Llevel			
			Rising	Falling	Falling	H level	L level			
		INT0	\circ	0	×	0	0			
		INT1	\circ	\circ	×	0				
		INT2	\circ	\circ	\circ	×	×			
		INT3	\circ	\circ	\circ	×	×			
						l				
Port 8	I/O	•8-bit I/O por						No		
P80 to P87		• I/O specifia		units						
		• Multiplexed		ANO(DO))	7)				
D A	I/O	•8-bit I/O por		orts: ANO(P80)) to AN/(P8	1)		***		
Port A	I/O			inite				Yes		
PA0 to PA7			• I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units							
		Multiplexed		turned on an	a 011 III 1-01t	ums				
		-	3: PWM0 o	output						
			7: PWM1 o	-						
Port B	I/O	•8-bit I/O por		··· F ···				Yes		
PB0 to PB7		• I/O specifia		units				105		
I DO TO I D7		• Pull-up resi			d off in 1-bit	units				
		Multiplexed	d functions							
				orts: AN8(PB	0) to AN15(F	PB7)				
Port C	I/O	•8-bit I/O por						Yes		
PC0 to PC7		• I/O specifia								
		• Pull-up resi		turned on an	d off in 1-bit	units				
Port E	I/O	•4-bit I/O por						Yes		
PE0 to PE3		• I/O specifia			1 - 00 ! - 1 1 ! 4					
DEG#	7/0	• Pull-up resi				units				
RES#	I/O	External rese						No		
XT1	I	• 32.768 kHz		nator input p	ın			No		
		• Multiplexed		nort						
		_	urpose input	. port VDD1 if not	to be used					
VTO	I/O	• 32.768 kHz								
XT2	I/O	• Multiplexed		nator output	piii			No		
			urpose I/O p	ort						
				tion and kept	open if not to	o be used				
CF1	I	Ceramic res			r			No		
		• Multiplexed		•				110		
			urpose input	port						
				VDD1 if not	to be used.					
CF2	I/O	• Ceramic res	sonator outp	ut pin				No		
		Multiplexed								
			urpose I/O p							
	1	Must be so	et for oscilla	tion and kept	open if not to	be used.		1		

1.6 Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable
F00 t0 F07	1 oit	2	N-channel open drain	Programmable
P10 to P17	1 bit	1	CMOS	Programmable
110 10 117	1 oit	2	N-channel open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
120 10 127	1 oit	2	N-channel open drain	Programmable
P30 to P34	1 bit	1	CMOS	Programmable
P30 t0 P34	1 bit	2	N-channel open drain	Programmable
P70	_	No	N-channel open drain	Programmable
P71 to P73	_	No	CMOS	Programmable
P80 to P87	_	No	N-channel open drain	No
PA0 to PA7	1 bit	1	CMOS	Programmable
TAOTOTA		2	N-channel open drain	Programmable
PB0 to PB7	1 bit	1	CMOS	Programmable
T BO to T B7		2	N-channel open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
1000107	1 oit	2	N-channel open drain	Programmable
PE0 to PE3	1 h;	1	CMOS	Programmable
PEU 10 PES	1 bit	2	N-channel open drain	Programmable
XT2	-	No	32.768kHz crystal resonator output (N-channel open drain when set to general-purpose port)	No
CF2	_	No	Ceramic resonator output (N-channel open drain when set to general-purpose port)	No


1.7 User Options Table

- *1: Due to the mask option selection, no change is possible after mask is completed.
- *2: Program start address of the mask version is 00000H.

Option Name	Option to Be Applied on	Mask Version *1	Flash Version	Option Selected in Units of	Option Selection
	P00 to P07	0	0	1 bit	CMOS
	P00 to P07)			N-channel open drain
	P10 to P17	0	0	1 bit	CMOS
	F10 t0 F17				N-channel open drain
	P20 to P27	0	0	1 bit	CMOS
	1 20 to 1 27				N-channel open drain
	P30 to P34	0	0	1 bit	CMOS
D	130 to 134				N-channel open drain
Port output type	PA0 to PA7	0	0	1 bit	CMOS
	rau to ra/)			N-channel open drain
	DD0 42 DD7	0	0	1 bit	CMOS
	PB0 to PB7				N-channel open drain
	PCO - PCZ	0	0	1 bit	CMOS
	PC0 to PC7	0	O		N-channel open drain
		0	0	1 bit	CMOS
	PE0 to PE3				N-channel open drain
		×	0		00000H
Program start address	_	*2		_	FE00H
		0	0		1 second
Base timer	Watchdog timer			-	2 seconds
Watchdog timer	period				4 seconds
					8 seconds
			0		
	Detection level (Enable)				
		_		_	
Low-voltage					
detection function					
	Power-on reset level (Disable)	_	0	_	
				_	
			L		l

- 1: Make the following connection to minimize the noise input to the VDD1 pin and prolong the backup time.
 - Be sure to electrically short the VSS1, VSS2, and VSS3 pins.
- 2: The internal memory is sustained by VDD1. If none of VDD2 and VDD3 are backed up, the high-level output at the ports are unstable in HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in HOLD backup mode.



2. Internal Configuration

2.1 Memory Space


LC870000 series microcontrollers have the following three types of memory space:

1) Program memory space: 256K bytes (128K bytes × 2 banks)

2) Internal data memory space: 64K bytes (0000H to FDFFH out of 0000H to FFFFH is shared

with the stack area.)

3) External data memory space: 16M bytes



Note: SFR is the area in which special function registers such as the accumulator are allocated (see Appendixes A-I).

Figure 2.1.1 Types of Memory Space

2.2 Program Counter (PC)

The program counter (PC) is made up of 17 bits and a bank flag BNK. The value of BNK determines the bank. The lower-order 17 bits of the PC allows linear access to the 128K ROM space in the current bank.

Normally, the PC advances automatically in the current bank on each execution of an instruction. Bank switching is accomplished by executing a Return instruction after pushing necessary addresses onto the stack. When executing a branch or subroutine instruction, when accepting an interrupt, or when a reset is generated, the value corresponding to each operation is loaded into the PC.

Table 2.2.1 lists the values that are loaded into the PC when the respective operations are performed.

Table 2.2.1 Values Loaded in the PC

	(Operation	PC value	BNK value
	Reset		00000Н	0
	INT0		00003Н	0
	INT1		0000BH	0
	INT2/INT4/T0L		00013H	0
T., 4	INT3/INT5/Base tim	er 0/Base timer 1/RTC	0001BH	0
Inter-	ТОН		00023Н	0
rupt	T1L/T1H		0002BH	0
	SIO0/UART1 receiv	e/ UART2 receive	00033Н	0
	SIO1/UART1 transn	nit/ UART2 transmit	0003BH	0
	ADC/T6/T7/PWM4,	PWM5/SPI	00043H	0
	Port 0/T4/T5/PWM1	,PWM0	0004BH	0
Uncor	nditional branch	JUMP a17	PC=a17	Unchanged
instru	ctions	BR r12	PC=PC+2+r12[-2048 to +2047]	Unchanged
Condi	tional branch	BE, BNE, DBNZ, DBZ, BZ, BNZ,	PC=PC+nb+r8[-128 to +127]	Unchanged
instru	ctions	BZW, BNZW, BP, BN, BPC	nb: Number of instruction bytes	
Call in	nstructions	CALL a17	PC=a17	Unchanged
		RCALL r12	PC=PC+2+r12[-2048 to +2047]	Unchanged
		RCALLA	PC=PC+1+Areg[0 to +255]	Unchanged
Return	n instructions	RET, RETI	PC16 to 08=(SP)	BNK is set
			PC07 to 00=(SP-1)	to bit 8 of
			(SP) denotes the contents of RAM	(SP-1).
			address designated by the value of	
		NOR MON ARR	the stack pointer SP.	
Standa	ard instructions	NOP, MOV, ADD,	PC=PC+nb	Unchanged
			nb: Number of instruction bytes	

2.3 Program Memory (ROM)

This series of microcontrollers has a program memory space of 256K bytes, but the size of the ROM that is actually incorporated in the microcontroller varies with the type of microcontroller. The ROM table look-up instruction (LDC) can be used to reference all ROM data within the bank. Of the ROM space, the 256 bytes in ROM bank 0 (this series: FF00H-FFFFH) is reserved as the option area. Consequently, this area is not available as a program area.

2.4 Internal Data Memory (RAM)

LC870000 series microcontrollers have an internal data memory space of 64K bytes, but the size of the RAM that is actually incorporated in the microcontroller varies with the type of the microcontroller. Nine bits are used to access addresses 0000H to FDFFH of the 128K ROM space and 8 or 9 bits are used to access addresses FE00H to FFFFH. The 9th bit of RAM is implemented by bit 1 of the PSW and can be read and written.

The 128 bytes of RAM from 0000H to 007FH are paired to form 64 2-byte indirect address registers. The bit length of these indirect registers is normally 16 bits (8 bits \times 2). When they are used by the ROM table look-up instruction (LDC), however, their bit length is set to 17 bits (9 higher-order bits + 8 lower-order bits).

As shown in Figure 2.4.1, the available instructions vary depending on the RAM address.

The efficiency of the ROM used and a higher execution speed can be attempted using these instructions properly.




Figure 2.4.1 RAM Addressing Map

When the value of the PC is stored in RAM during the execution of a subroutine call instruction or interrupt, assuming that SP represents the current value of the stack pointer, the value of BNK and the lower-order 8 bits of the (17-bit) PC are stored in RAM address SP+1 and the higher-order 9 bits in SP+2, after which SP is set to SP+2.

2.5 Accumulator/A Register (ACC/A)

The accumulator (ACC), also called the A register, is an 8-bit register that is used for data computation, transfer, and I/O processing. It is allocated to address FE00H in the internal data memory space and initialized to 00H when a reset is performed.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE00	0000 0000	R/W	AREG	AREG7	AREG6	AREG5	AREG4	AREG3	AREG2	AREG1	AREG0

2.6 B Register (B)

The B register is combined with the ACC to form a 16-bit arithmetic register during the execution of a 16-bit arithmetic instruction. During a multiplication or division instruction, the B register is used with the ACC and C register to store the results of computation. In addition, during an external memory access instruction (LDX or STX), the B register designates the higher-order 8 bits of the 24-bit address.

The B register is allocated to address FE01H of the internal data memory space and initialized to 00H when a reset is performed.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE01	0000 0000	R/W	BREG	BREG7	BREG6	BREG5	BREG4	BREG3	BREG2	BREG1	BREG0

2.7 C Register (C)

The C register is used with the ACC and B register to store the results of computation during the execution of a multiplication or division instruction. In addition, during a C register offset indirect instruction, the C register stores the offset data (-128 to +127) to the contents of an indirect register.

The C register is allocated to address FE02H of the internal data memory space and initialized to 00H when a reset is performed.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE02	0000 0000	R/W	CREG	CREG7	CREG6	CREG5	CREG4	CREG3	CREG2	CREG1	CREG0

2.8 Program Status Word (PSW)

The program status word (PSW) is made up of flags that indicate the status of computation results, a flag to access the 9th bit of RAM, and a flag to designate the bank during the LDCW instruction. The PSW is allocated to address FE06H of the internal data memory space and initialized to 00H when a reset is performed.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE06	0000 0000	R/W	PSW	CY	AC	PSWB5	PSWB4	LDCBNK	OV	P1	PARITY

CY (bit 7): Carry flag

CY is set (to 1) when a carry occurs as the result of a computation and cleared (to 0) when no carry occurs. There are the following four types of carries:

- 1) Carry resulting from an addition
- 2) Borrow resulting from a subtraction
- 3) Borrow resulting from a comparison
- 4) Carry resulting from a rotation

There are some instructions that do not affect this flag at all.

AC (bit 6): Auxiliary carry flag

AC is set (to 1) when a carry or borrow occurs in bit 3 (bit 3 of the higher-order byte during a 16-bit computation) as the result of an addition or subtraction and cleared (to 0) otherwise.

There are some instructions that do not affect this flag at all.

PSWB5, PSWB4 (bits 5 and 4): User bits

These bits can be read and written through instructions. They can be used by the user freely.

LDCBNK (bit 3): Bank flag for the table look-up instruction (LDCW)

This bit designates the ROM bank to be specified when reading the program ROM with a table look-up instruction.

(0: ROM-ADR = 0 to 1FFFF, 1: ROM-ADR = 20000 to 3FFFF)

OV (bit 2): Overflow flag

OV is set (to 1) when an overflow occurs as the result of an arithmetic operation and cleared (to 0) otherwise. An overflow occurs in the following cases:

- 1) When MSB is used as the sign bit and when the result of negative number + negative number or negative number positive number is a positive.
- 2) When MSB is used as the sign bit and when the result of positive number + positive number or positive number negative number is a negative number.

- When the higher-order 8 bits of a 16 bits \times 8 bits multiplication is nonzero
- 4) When the higher-order 16 bits of a 24 bits \times 16 bits multiplication is nonzero
- 5) When the divisor of a division is 0.

There are some instructions that do not affect this flag at all.

P1 (bit 1): RAM bit 8 data flag

P1 is used to manipulate bit 8 of 9-bit internal data RAM (0000H to FDFFH). Its behavior varies depending on the instruction executed. See Table 2.4.1 for details.

PARITY (bit 0): Parity flag

This bit shows the parity of the accumulator (A register). The parity flag is set (to 1) when there is an odd number of 1s in the A register. It is cleared (to 0) when there is an even number of 1s in the A register.

2.9 Stack Pointer (SP)

LC870000 series microcontrollers can use RAM addresses 0000H to FDFFH as a stack area. The size of RAM, however, varies depending on the microcontroller type. The SP is 16 bits long and made up of two registers: SPL (at address FE0A) and SPH (at address FE0B). It is initialized to 0000H when a reset is performed.

The SP is incremented by 1 before data is saved in stack memory and decremented by 1 after the data is restored from stack memory.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE0A	0000 0000	R/W	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
FE0B	0000 0000	R/W	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8

The value of the SP changes as follows:

1) When the PUSH instruction is executed: SP = SP + 1, RAM (SP) = DATA

2) When the CALL instruction is executed: SP = SP + 1, RAM (SP) = ROMBANK + ADL

SP = SP + 1, RAM(SP) = ADH

3) When the POP instruction is executed: DATA = RAM (SP), SP = SP - 1

4) When the RET instruction is executed: ADH = RAM (SP), SP = SP - 1

ROMBANK + ADL = RAM(SP), SP = SP - 1

2.10 Indirect Addressing Registers

LC870000 series microcontrollers are provided with three addressing schemes ([Rn], [Rn+C], [off]), which use the contents of indirect registers (indirect addressing modes). (See Section 2.11 for the addressing modes.) These addressing modes use 64 2-byte indirect registers (R0 to R63) allocated to RAM addresses 0 to 7EH. The indirect registers can also be used as general-purpose registers (e.g., for saving 2-byte data). Naturally, these addresses can be used as ordinary RAM (on a 1-byte (9 bits) basis) if they are not used as indirect registers. R0 to R63 are "system reserved words" to the assembler and need not be defined by the user.




Figure 2.10.1 Allocation of Indirect Registers

2.11 Addressing Modes

LC870000 series microcontrollers support the following seven addressing modes:

- 1) Immediate (immediate data refers to data whose value has been established at program preparation (assembly) time.)
- 2) Indirect register (Rn) indirect ($0 \le n \le 63$)
- 3) Indirect register (Rn) + C register indirect ($0 \le n \le 63$)
- 4) Indirect register (R0) + Offset value indirect
- 5) Direct
- 6) ROM table look-up
- 7) External data memory access

The rest of this section describes these addressing modes.

2.11.1 Immediate Addressing (#)

The immediate addressing mode allows 8-bit (1-byte) or 16-bit (1-word) immediate data to be handled. Examples are given below.

Examples:

	LD	#12H;	Loads the accumulator with byte data (12H).
L1:	LDW	#1234H;	Loads the BA register pair with word data (1234H).
	PUSH	#34H;	Loads the stack with byte data (34H).
	ADD	#56H;	Adds byte data (56H) to the accumulator.
	BE	#78H. L1:	Compares byte data (78H) with the accumulator for a branch.

2.11.2 Indirect Register Indirect Addressing ([Rn])

In indirect register indirect addressing mode, it is possible to select one of the indirect registers (R0 to R63) and use its contents to designate an address in RAM or SFR. When the selected register contains, for example, "FE02H," it designates the C register.

Example: When R3 contains "123H" (RAM address 6: 23H, RAM address 7: 01H)

	LD	[R3];	Transfers the contents of RAM address 123H to the accumulator.
L1:	STW	[R3];	Transfers the contents of BA register pair to RAM address 123H.
	PUSH	[R3];	Saves the contents of RAM address123H in the stack.
	SUB	[R3];	Subtracts the contents of RAM address 123H from the accumulator.
	DBZ	[R3], L1;	Decrements the contents of RAM address 123H by 1 and causes a branch if
			zero.

2.11.3 Indirect Register + C Register Indirect Addressing ([Rn, C])

In indirect register + C register indirect addressing mode, the result of adding the contents of one of the indirect registers (R0 to R63) to the contents of the C register (-128 to +127 with MSB being the sign bit) designates an address in RAM or SFR. For example, if the selected indirect register contains "FE02H" and the C register contains "FFH (-1)," the address "B register (FE02H + (-1) = FE01H" is designated.

Examples: When R3 contains "123H" and the C register contains "02H"

	LD	[R3, C];	Transfers the contents of RAM address 125H to the accumulator.
L1:	STW	[R3, C];	Transfers the contents of the BA register pair to RAM address 125H.
	PUSH	[R3, C];	Saves the contents of RAM address 125H in the stack.
	SUB	[R3, C];	Subtracts the contents of RAM address 125H from the accumulator.
	DBZ	[R3, C], L1;	Decrements the contents of RAM address 125H by 1 and causes a branch if
			zero.

<Notes on this addressing mode >

The internal data memory space is divided into three closed functional areas as explained in Section 2.1, namely, 1) system reserved area (FF00H to FFFFH), 2) SFR area (FE00H to FEFFH), and 3) RAM/stack area (0000H to FDFFH). Consequently, it is not possible to point to a different area using the value of the C register from the basic area designated by the contents of Rn. For example, if the instruction "LD [R5,C]" is executed when R5 contains "0FDFFH" and the C register contains "1," since the basic area is 3) RAM/stack area (0000H to FDFFH), the intended address "0FDFFH+1 = 0FE00H" lies outside the basic area and "0FFH" is placed in the ACC as the result of LD. If the instruction "LD [R5,C]" is executed when R5 contains "0FEFFH" and the C register contains "2," since the basic area is 2) SFR area (FE00H to FEFFH), the intended address "0FEFFH+2 = 0FF01H" lies outside the basic area. In this case, since SFR is confined in an 8-bit address space, the part of the address data addressing outside the 8-bit address space is ignored and the contents of 0FE01H (B register) are placed in the ACC as the result of the computation "0FF01H&0FFH+0FE00H = 0FE01H."

2.11.4 Indirect Register (R0) + Offset Value Indirect Addressing ([off])

In this addressing mode, the result of adding the 7-bit signed offset data off (-64 to + 63) to the contents of the indirect register R0 designate an address in RAM or SFR. If R0 contains "FE02H" and off has a value of "7EH(-2)," for example, the A register (FE02H+(-2) = FE00H) is designated.

Examples: When R0 contains "123H" (RAM address 0: 23H, RAM address 1: 01H)

	LD	[10H];	Transfers the contents of RAM address 133H to the accumulator.
L1:	STW	[10H];	Transfers the contents of the BA register pair to RAM address 133H.
	PUSH	[10H];	Saves the contents of RAM address 133H in the stack.
	SUB	[10H];	Subtracts the contents of RAM address 133H from the accumulator.
	DBZ	[10H], L1;	Decrements the contents of RAM address 133H by 1 and causes a branch if
			zero.

<Notes on this addressing mode>

The internal data memory space is divided into three closed closed functional areas as explained in Section 2.1, namely, 1) system reserved area (FF00H to FFFFH), 2) SFR area (FE00H to FEFFH), and 3) RAM/stack area (0000H to FDFFH). Consequently, it is not possible to point to a different area using an offset value from the basic area designated by the contents of R0. For example, if the instruction "LD [1]" is executed when R0 contains "0FDFFH," since the basic area is 3) RAM/stack area (0000H to FDFFH), the intended address "0FDFFH+1 = 0FE00H" lies outside the basic area and "0FFH" is placed in the ACC as the results of LD. If the instruction "LD [2]" is executed when R0 contains "0FEFFH," since the basic area is 2) SFR area (FE00H to FEFFH), the intended address "0FEFFH+2 = 0FF01H" lies outside the basic area. In this case, since SFR is confined in an 8-bit address space, the part of the address data addressing outside the 8-bit address space is ignored and the contents of "0FE01H (B register) are placed in the ACC as the result of computation "0FF01H&0FFH+0FE00H = 0FE01H."

2.11.5 Direct Addressing (dst)

Direct addressing mode allows a RAM or SFR address to be specified directly in an operand. In this addressing mode, the assembler automatically generates the optimum instruction code from the address specified in the operand (the number of instruction bytes varies according to the address specified in the operand). Long (middle) range instructions (identified by an "L (M)" at the end of the mnemonic) are available to make the byte count of instructions constant (align instructions with the longest one).

Examples:

	LD	123H;	Transfers the contents of RAM address 123H to the accumulator (2-byte instruction).
	LDL	123H;	Transfers the contents of RAM address 123H to the accumulator (3-byte instruction).
L1:	STW	123H;	Transfers the contents of the BA register pair to RAM address 123H.
	PUSH	123H;	Saves the contents of RAM address 123H in the stack.
	SUB	123H;	Subtracts the contents of RAM address 123H from the accumulator.
	DBZ	123H, L1;	Decrements the contents of RAM address 123H by 1 and causes a branch if
			zero.

2.11.6 ROM Table Look-up Addressing

LC870000 series microcontrollers can read 2-byte data into the BA register pair at once using the LDCW instruction. Three addressing modes ([Rn], [Rn, C], and [off]) are available for this purpose. (In this case only, Rn is configured as 17-bit registers (128K-byte space)).

For models with banked ROM, it is possible to reference the ROM data in the ROM bank (128K bytes) identified by the LDCBNK flag (bit 3) in the PSW. Consequently, when looking into the ROM table on a series model with banked ROM, execute the LDCW instruction after switching the bank using the SET1 or CLR1 instruction so that the LDCBNK flag designates the ROM bank where the ROM table resides.

Examples:

```
TBL: DB
               34H
     DB
               12H
     DW
               5678H
     LDW
               #TBL;
                                  Loads the BA register pair with the TBL address.
                                 Loads LDCBNK in PSW with bit 17 of the TBL address. (Note 1)
     CHGP3
               (TBL >> 17) \& 1;
               (TBL >> 16) & 1;
                                 Loads P1 in PSW with bit 16 of the TBL address.
     CHGP1
     STW
               R0;
                                  Loads indirect register R0 with the TBL address (bits 16 to 0).
                                  Reads the ROM table (B=78H, ACC=12H).
     LDCW
               [1];
     MOV
               #1, C;
                                 Loads the C register with "01H."
     LDCW
               [R0, C];
                                  Reads the ROM table (B=78H, ACC=12H).
     INC
               C;
                                  Increments the C register by 1.
     LDCW
                                  Reads the ROM table (B=56H, ACC=78H).
               [R0, C]:
```

Note 1: LDCBNK (bit 3) of PSW needs to be set up only for models with banked ROM.

2.11.7 External Data Memory Addressing

LC870000 series microcontrollers can access external data memory spaces of up to 16M bytes (24 bits) using the LDX and STX instructions. To designate a 24-bit space, specify the contents of the B register (8 bits) as the highest-order byte of the address and the contents (16 bits) of either (Rn), (Rn) + (C), or (R0) + off as the lower-order bytes of the address.

Examples:

LDW #3456H; Sets up the lower-order 16 bits.

STW R0; Loads the indirect register R0 with the lower-order 16 bits of the address.

MOV #12H, B; Sets up the higher-order 8 bits of the address.

LDX [1]; Transfers the contents of external data memory (address 123457H) to the accumulator.

Caution: This series does not have a function to access external memory

2.12 Wait Sequence

2.12.1 Wait Sequence Occurrence

This series of microcontrollers performs wait sequences that suspend the execution of instructions in the following cases:

- 1) When continuous data transfer is performed over the SIO0 with SIOCTR (SCON0, bit 4) set, a wait request is generated ahead of each transfer of 8-bit data, in which case a 1-cycle wait sequence (RAM data transfer) is performed.
- 2) When continuous data transfer is performed over the SIO2, a wait request is generated for each transfer of 8-bit data, in which case a 1-cycle wait sequence (RAM data transfer) is performed.

2.12.2 What is a Wait Sequence?

- 1) When a wait request occurs by the event explained in Subsection 2.12.1, the CPU suspends the execution of the instruction for one cycle, during which the required data is transferred. This is called a wait sequence.
- 2) The peripheral circuits such as timers and PWM continue processing during the wait sequence.
- 3) A wait sequence extends over no more than two cycles.
- 4) The microcontroller does not perform a wait sequence when it is in HALT or HOLD mode.
- 5) Note that one cycle of discrepancy is introduced between the progress of the program counter and time once a wait sequence occurs.

Table 2.4.1 Chart of State Transitions of Bit 8 (RAM / SFR) and P1

Instruction	BIT8 (RAM/SFR)	P1 (PSW BIT 1)	Remarks
LD#/LDW#	_	_	
LD	_	P1←REG8	
LDW	_	P1←REGH8	
ST	REG8←P1	_	
STW	REGL8, REGH8←P1	_	
MOV	REG8←P1	_	
PUSH#	RAM8←P1	_	
PUSH	RAM8←REG8	P1←REG8	
PUSHW	RAMH8←REGH8, RAML8←REGL8	P1←REGH8	
PUSH P	RAM8←Pl	_	
PUSH BA	RAMH8←P1, RAML8←P1	_	
POP	REG8←RAM8	P1←RAM8	P1←bit1 when PSW is popped
POPW	REGH8←RAMH8, REGL8←RAML8	Pl←RAMH8	P1←bit1 when higher- order address of PSW is popped
POP_P	_	P1←RAMl (bit l)	BIT8 ignored
POP_BA	_	P1←RAMH8	
XCH	REG8↔P1	Same as left.	
XCHW	REGH8←P1, REGL8←Pl, P1←REGH8	Same as left.	
INC	INC 9 bits	P1←REG8 after computation	INC 9 bits
INCW	INC 17 bits, REGL8←lower-byte of CY	P1←REGH8 after computation	INC 17 bits
DEC	DEC 9 bits	P1←REG8 after computation	DEC 9 bits
DECW	DEC 17 bits, REGL8← lower byte of CY inverted	P1←REGH8 after computation	DEC 17 bits
DBNZ	DEC 9 bits	P1←REG8	DEC 9 bits, check lower-order 8 bits
DBZ	DEC 9 bits	P1←REG8	DEC 9 bits, check lower-order 8 bits
SET1	_	_	
NOT1	_	_	
CLR1	_	-	
BPC	_	_	
BP	_	_	
BN		_	
MUL24 /DIV24	RAM8←"1"	_	BIT8 of RAM address for storing results is set to 1.
FUNC	_	_	

Note: A "1" is read and processed if the processing target is an 8-bit register (no bit 8).

Legends:

REG8: Bit 8 of a RAM or SFR location

REGH8/REGL8: Bit 8 of the higher-order byte of a RAM location or SFR/bit 8 of the lower-order byte

RAM8: Bit 8 of a RAM location

RAMH8/RAML8: Bit 8 of the higher-order byte of a RAM location/bit 8 of the lower-order byte

3. Peripheral System Configuration

This chapter describes the internal functional blocks (peripheral system) of this series of microcontrollers except the CPU core, RAM, and ROM. Port block diagrams are provided in Appendix A-II for reference.

3.1 Port 0

3.1.1 Overview

Port 0 is an 8-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, and a control circuit. Control of the input/output signal direction and the pull-up resistors is accomplished through the data direction register in 1-bit units.

This port can also serve as a pin for UART1/UART2 I/O and external interrupts and can release HOLD mode. As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output can be selected as the output type in 1-bit units.

3.1.2 Functions

- 1) Input/output port (8 bits: P00- P07)
 - The port output data is controlled by the port 0 data latch (P0: FE40), and the I/O direction is controlled by the port 0 data direction register (P0DDR: FE41).
 - Each port is provided with a programmable pull-up resistor.

2) Interrupt pin function

P0FLG (P0FCR: FE42, bit 5) is set when an input port is specified and 0 level data is input to one of port bits whose corresponding bit in the port 0 data latch (P0: FE40) is set to 1.

In this case, if P0IE (P0FCR: FE42, bit 4) is 1, HOLD mode is released and an interrupt request to vector address 004BH is generated.

Note: All the ports configured for "input with a pull-up resistor" function as interrupt pins when using the interrupt function.

3) Multiplexed functions

P00 to P01 are also used as UART1 I/O, P02 to P03 as UART2 I/O, P05 as system clock output, P06 as timer 6 toggle output, and P07 as timer 7 toggle output.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE40	0000 0000	R/W	P0	P07	P06	P05	P04	P03	P02	P01	P00
FE41	0000 0000	R/W	P0DDR	P07DDR	P06DDR	P05DDR	P04DDR	P03DDR	P02DDR	P01DDR	P00DDR
FE42	0000 0000	R/W	P0FCR	T7OE	T6OE	P0FLG	POIE	CLKOEN	CKODV2	CKODV1	CKODV0

3.1.3 Related Registers

3.1.3.1 Port 0 data latch (P0)

- 1) The port 0 data latch is an 8-bit register for controlling the port 0 output data, pull-up resistors, and port 0 interrupts.
- 2) When this register is read with an instruction, data at pins P00 to P07 is read in. If P0 (FE40) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at the port pins.
- 3) Port 0 data can always be read regardless of the I/O state of the port.

Addres	s Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE40	0000 0000	R/W	P0	P07	P06	P05	P04	P03	P02	P01	P00

3.1.3.2 Port 0 data direction register (P0DDR)

- 1) The port 0 data direction register is an 8-bit register that controls the I/O direction of port 0 data in 1-bit units. A 1 in bit P0nDDR places port P0n into output mode, and a 0 places it into input mode.
- 2) When bit P0nDDR is set to 0 and bit P0n of port 0 data latch is set to 1, port P0n becomes an input with a pull-up resistor.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE41	0000 0000	R/W	P0DDR	P07DDR	P06DDR	P05DDR	P04DDR	P03DDR	P02DDR	P01DDR	P00DDR

3.1.3.3 Port 0 function control register (P0FCR)

1) The port 0 function control register is an 8-bit register that controls port 0 multiplexed pin outputs.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE42	0000 0000	R/W	P0FCR	T7OE	T6OE	P0FLG	P0IE	CLKOEN	CKODV2	CKODV1	CKODV0

T70E (bit 7):

This bit controls the output data of pin P07.

It is disabled when P07 is in input mode.

When P07 is in output mode:

- 0: Outputs the value of the port data latch.
- 1: Outputs the OR of the waveform that toggles at the interval determined by timer 7 and the value of the port data latch.

T6OE (bit 6):

This bit controls the output data of pin P06.

It is disabled when P06 is in input mode.

When P06 is in output mode:

- 0: Outputs the value of the port data latch.
- 1: Outputs the OR of the waveform that toggles at the interval determined by timer 6 and the value of the port data latch.

P0FLG (bit 5): P0 interrupt source flag

This flag is set when a low level is applied to a port 0 pin that is set up for input and the corresponding P0 (FE40) bit is set.

A HOLD mode release signal and an interrupt request to vector address 004BH are generated when both this bit and the interrupt request enable bit (P0IE) are set to 1.

This bit must be cleared with an instruction as it is not cleared automatically.

P0IE (bit 4): P0 interrupt request enable

Setting this bit and P0FLG to 1 generates a HOLD mode release signal and an interrupt request to vector address 004BH.

CLKOEN (bit 3):

This bit controls the output data of pin P05.

It is disabled when P05 is in input mode.

When P05 is in output mode:

- 0: Outputs the value of the port data latch.
- 1: Outputs the OR of the system clock output and the value the port data latch.

CKODV2 (bit 2):

CKODV1 (bit 1):

CKODV0 (bit 0):

These bits define the frequency of the system clock to be output to P05.

- 000: Frequency of source oscillator selected as system clock
- 001: 1/2 of frequency of source oscillator selected as system clock
- 010: 1/4 of frequency of source oscillator selected as system clock
- 011: 1/8 of frequency of source oscillator selected as system clock
- 100: 1/16 of frequency of source oscillator selected as system clock
- 101: 1/32 of frequency of source oscillator selected as system clock
- 110: 1/64 of frequency of source oscillator selected as system clock
- 111: Frequency of source oscillator selected as subclock

<Notes on the use of the clock output feature>

Follow notes 1) to 3) given below when using the clock output feature. Anomalies may be observed in the waveform of the port clock output if these notes are violated.

- 1) Do not change the frequency of the clock output when CLKOEN (bit 3) is set to 1.
 - \rightarrow Do not change the settings of CKODV2 to CKODV0 (bits 2 to 0).
- 2) Do not change the system clock selection when CLKOEN (bit 3) is set to 1.
 - → Do not change the settings of CLKCB5 and CLKCB4 (bits 5 and 4) of the OCR register.
- 3) CLKOEN will not go to 0 immediately even when the user executes an instruction that loads the P0FCR register with data that sets the state of CLKOEN from 1 to 0. CLKOEN is set to 0 at the end of the clock that is being output (on detection of the rising edge of the clock). Accordingly, when changing the clock divider setting or changing the system clock selection after setting CLKOEN to 0 with an instruction, be sure to read the CLKOEN value in advance and make sure that it is 0.

3.1.4 Options

Two user options are available.

- 1) CMOS output (with a programmable pull-up resistor)
- 2) N-channel open drain output

3.1.5 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port 0 retains the state that is established when HALT or HOLD mode is entered.

3.2 Port 1

3.2.1 Overview

Port 1 is an 8-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, a function control register, and a control circuit. Control of the input/output signal direction is accomplished by the data direction register in 1-bit units. Port 1 can also be used as a serial interface I/O port or PWM output port by manipulating its function control register.

As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type in 1-bit units.

3.2.2 Functions

- 1) I/O port (8 bits: P10 to P17)
 - The port output data is controlled by the port 1 data latch (P1: FE44) and the I/O direction is controlled by the port 1 data direction register (P1DDR: FE45).
 - Each port bit is provided with a programmable pull-up resistor.

2) Multiplexed functions

P17 is also used as the timer 1 PWMH/base timer BUZ output, P16 as the timer 1 PWML output, P15 to P13 as SIO1 I/O, and P12 to P10 as SIO0 I/O.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE44	0000 0000	R/W	P1	P17	P16	P15	P14	P13	P12	P11	P10
FE45	0000 0000	R/W	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
FE46	0000 0000	R/W	P1FCR	P17FCR	P16FCR	P15FCR	P14FCR	P13FCR	P12FCR	P11FCR	P10FCR
FE47	0ННН Н0Н0	R/W	P1TST	FIX0	-	-	-	-	DSNKOT	-	FIX0

Bits 7 and 0 of P1TST (FE47) are reserved for testing. They must always be set to 0.

Bit 2 of P1TST (FE47) is used to control the realtime output of the high-speed clock counter. It is explained in the chapter on high-speed clock counters.

3.2.3 Related Registers

3.2.3.1 Port 1 data latch (P1)

- 1) The port 1 data latch is an 8-bit register for controlling the port 1 output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P10 to P17 is read in. If P1 (FE44) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port 1 data can always be read regardless of the I/O state of the port.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE44	0000 0000	R/W	P1	P17	P16	P15	P14	P13	P12	P11	P10

3.2.3.2 Port 1 data direction register (P1DDR)

- 1) The port 1 data direction register is an 8-bit register that controls the I/O direction of port 1 data in 1-bit units. Port P1n is placed in output mode when bit P1nDDR is set to 1 and in input mode when bit P1nDDR is set to 0.
- 2) When bit P1nDDR is set to 0 and bit P1n of the port 1 data latch is set to 1, port P1n becomes an input with a pull-up resistor.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE45	0000 0000	R/W	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR

Regist	Register Data		Port P1n State	Internal Pull-up		
P1n	P1nDDR	Input	nput Output			
0	0	Enabled	Open	OFF		
1	0	Enabled	Internal pull-up resister	ON		
0	1	Enabled	Low	OFF		
1	1	Enabled	High/open (CMO/N-channel open drain	OFF		

3.2.3.3 Port 1 function control register (P1FCR)

1) The port 1 function control register is an 8-bit register that controls the multiplexed output of port 1.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE46	0000 0000	R/W	P1FCR	P17FCR	P16FCR	P15FCR	P14FCR	P13FCR	P12FCR	P11FCR	P10FCR

n	P1nFCR	P1n	P1n Pin Data in Output Mode (P1nDDR = 1)
7	0	_	Value of port data latch (P17)
	1	0	Timer 1 PWMH data or base timer BUZ data
	1	1	Timer 1 PWMH data or base timer BUZ inverted data
6	0	-	Value of port data latch (P16)
	1	0	Timer 1 PWML data
	1	1	Timer 1 PWML inverted data
5	0	_	Value of port data latch (P15)
	1	0	SIO1 clock output data
	1	1	High output
4	0	_	Value of port data latch (P14)
	1	0	SIO1 output data
	1	1	High output
3	0	_	Value of port data latch (P13)
	1	0	SIO1 output data
	1	1	High output
2	0	_	Value of port data latch (P12)
	1	0	SIO0 clock output data
	1	1	High output
1	0	_	Value of port data latch (P11)
	1	0	SIO0 output data
	1	1	High output
0	0	_	Value of port data latch (P10)
	1	0	SIO0 output data
	1	1	High output

The high data output at a pin that is selected as an N-channel open drain output (user option) is represented by an open circuit.

P17FCR (bit 7): P17 function control (timer 1 PWMH and base timer BUZ output control)

This bit controls the output data at pin P17.

When P17 is placed in the output mode (P17DDR=1) and P17FCR is set to 1, the AND of timer 1 PWMH output and BUS output from the base timer is EORed with the port data latch and the result is placed at pin P17.

P16FCR (bit 6): P16 function control (timer 1 PWML output control)

This bit controls the output data at pin P16.

When P16 is placed in output mode (P16DDR = 1) and P16FCR is set to 1, the EOR of timer 1 PWML output data and the port data latch is placed at pin P16.

P15FCR (bit 5): P15 function control (SIO1 clock output control)

This bit controls the output data at pin P15.

When P15 is placed in output mode (P15DDR = 1) and P15FCR is set to 1, the OR of the SIO1 clock output data and the port data latch is placed at pin P15.

P14FCR (bit 4): P14 function control (SIO1 data output control)

This bit controls the output data at pin P14.

When P14 is placed in output mode (P14DDR = 1) and P14FCR is set to 1, the OR of the SIO1 output data and the port data latch is placed at pin P14.

When the SIO1 is active, SIO1 input data is read from P14 regardless of the I/O state of P14.

P13FCR (bit 3): P13 function control (SIO1 data output control)

This bit controls the output data at pin P13.

When P13 is placed in output mode (P13DDR = 1) and P13FCR is set to 1, the OR of the SIO1 output data and the port data latch is placed at pin P13.

P12FCR (bit 2): P12 function control (SIO0 clock output control)

This bit controls the output data at pin P12.

When P12 is placed in output mode (P12DDR = 1) and P12FCR is set to 1, the OR of the SIO0 clock output data and the port data latch is placed at pin P12.

P11FCR (bit 1): P11 function control (SIO0 data output control)

This bit controls the output data at pin P11.

When P11 is placed in output mode (P11DDR = 1) and P11FCR is set to 1, the OR of the SIO0 output data and the port data latch is placed at pin P11.

When the SIO0 is active, SIO0 input data is read from P11 regardless of the I/O state of P11.

P10FCR (bit 0): P10 function control (SIO0 data output control)

This bit controls the output data at pin P10.

When P10 is placed in output mode (P10DDR = 1) and P10FCR is set to 1, the OR of the SIO0 output data and the port data latch is placed at pin P10.

3.2.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.2.5 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port 1 retains the state that is established when HALT or HOLD mode is entered.

3.3 Port 2

3.3.1 Overview

Port 2 is an 8-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, and a control circuit. Control of the input/output signal direction is accomplished by the data direction register in 1-bit units.

Port 2 can be used as an input port for external interrupts. It can also be used as an input port for the timer 1 count clock input, timer 0 capture signal input, timer 0 capture 1 signal input, and HOLD mode release signal input port.

As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type in 1-bit units.

3.3.2 Functions

- 1) Input/output port (8 bits: P20 to P27)
 - The port 2 data latch (P2: FE48) is used to control the port output data and the port 2 data direction register (P2DDR: FE49) is used to control the I/O direction of the port data.
 - Each port bit is provided with a programmable pull-up resistor.

2) Interrupt input pin function

• The port (INT4) selected out of P20 to P23 and the port (INT5) selected out of P24 to P27 are provided with a pin interrupt function. This function detects a low edge, a high edge, or both edges and sets the interrupt flag. These two selected ports can also be used as timer 1 count clock input and timer 0 capture signal input.

3) Hold mode release function

- When the interrupt flag and interrupt enable flag are set by INT4 or INT5, a HOLD mode release signal is generated, releasing HOLD mode. The CPU then enters HALT mode (main oscillation by CR). When the interrupt is accepted, the CPU switches from HALT mode to normal operation mode.
- When a signal change that sets the interrupt flag is input to INT4 or INT5, in HOLD mode, the interrupt flag is set. In this case, HOLD mode is released if the corresponding interrupt enable flag is set.

The interrupt flag, however, cannot be set by a rising edge occurring when INT4 or INT5 data that is established when HOLD mode is entered is in the high state or by a falling edge occurring when INT4 or INT5 data that is established when HOLD mode is entered is in the low state. Consequently, to release HOLD mode with INT4 or INT5, it is recommended that INT4 or INT5 be used in the double edge interrupt mode.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE48	0000 0000	R/W	P2	P27	P26	P25	P24	P23	P22	P21	P20
FE49	0000 0000	R/W	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
FE4A	0000 0000	R/W	I45CR	INT5HEG	INT5LEG	INT5IF	INT5IE	INT4HEG	INT4LEG	INT4IF	INT4IE
FE4B	0000 0000	R/W	I45SL	I5SL3	I5SL2	I5SL1	I5SL0	I4SL3	I4SL2	I4SL1	I4SL0
FE4E	0000 0000	R/W	I67CR	INT7HEG	INT7LEG	INT7IF	INT7IE	INT6HEG	INT6LEG	INT6IF	INT6IE

3.3.3 Related Registers

3.3.3.1 Port 2 data latch (P2)

- 1) The port 2 data latch is an 8-bit register for controlling the port 2 output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P20 to P27 is read in. If P2 (FE48) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port 2 data can always be read regardless of the I/O state of the port.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE48	0000 0000	R/W	P2	P27	P26	P25	P24	P23	P22	P21	P20

3.3.3.2 Port 2 data direction register (P2DDR)

- 1) The port 2 data direction register is an 8-bit register that controls the I/O direction of the port 2 data in 1-bit units. Port P2n is placed in output mode when bit P2nDDR is set to 1 and in input mode when bit P2nDDR is set to 0.
- 2) When bit P2nDDR is set to 0 and the bit P2n of the port 2 data latch is set to 1, port P2n becomes an input with a pull-up resistor

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE49	0000 0000	R/W	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR

Regist	er Data		Port P2n State	Internal Pull-up		
P2n	P2nDDR	Input	Output	Resistor		
0	0	Enabled	Open	OFF		
1	0	Enabled	Internal pull-up resister	ON		
0	1	Enabled	Low	OFF		
1	1	Enabled	High/open (CMOS/N-channel open drain)	OFF		

3.3.3.3 External interrupt 4/5 control register (I45CR)

1) This register is an 8-bit register for controlling external interrupts 4 and 5.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE4A	0000 0000	R/W	I45CR	INT5HEG	INT5LEG	INT5IF	INT5IE	INT4HEG	INT4LEG	INT4IF	INT4IE

INT5HEG (bit 7): Controls the detection of an INT5 rising edge.

INT5LEG (bit 6): Controls the detection of an INT5 falling edge.

INT5HEG	INT5LEG	INT5 Interrupt Conditions (Pin Data)
0	0	No edge detected
0	1	Falling edge detected
1	0	Rising edge detected
1	1	Both edges detected

INT5IF (bit 5): INT5 interrupt source flag

This bit is set when the conditions specified by INT5HEG and INT5LEG are satisfied.

When this bit and the INT5 interrupt request enable bit (INT5IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 001BH are generated.

The interrupt flag, however, cannot be set by a rising edge occurring when INT5 data that is established when HOLD mode is entered is in the high state or by a falling edge occurring when INT5 data that is established when HOLD mode is entered is in the low state. Consequently, to release HOLD mode with INT5, it is recommended that INT5 be used in the double edge interrupt mode.

This bit must be cleared with an instruction as it is not cleared automatically.

INT5IE (bit 4): INT5 interrupt request enable

When this bit and INT5IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 001BH are generated.

INT4HEG (bit 3): INT4 rising edge detection control INT4LEG (bit 2): INT4 falling edge detection control

INT4HEG	INT4LEG	INT4 Interrupt Conditions (Pin Data)
0	0	No edge detected
0	1	Falling edge detected
1	0	Rising edge detected
1	1	Both edges detected

INT4IF (bit 1): INT4 interrupt source flag

This bit is set when the conditions specified by INT4HEG and INT4LEG are satisfied.

When this bit and the INT4 interrupt request enable bit (INT4IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

The interrupt flag, however, cannot be set by a rising edge occurring when INT4 data that is established when HOLD mode is entered is in the high state or by a falling edge occurring when INT4 data that is established when HOLD mode is entered is in the low state. Consequently, to release HOLD mode with INT4, it is recommended that INT4 be used in the double edge interrupt mode.

This bit must be cleared with an instruction as it is not cleared automatically.

INT4IE (bit 0): INT4 interrupt request enable

When this bit and INT4IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

3.3.3.4 External interrupt 4/5 pin select register (I45SL)

1) This register is an 8-bit register used to select pins for the external interrupts 4 and 5.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE4B	0000 0000	R/W	I45SL	I5SL3	I5SL2	I5SL1	I5SL0	I4SL3	I4SL2	I4SL1	I4SL0

I5SL3 (bit 7): INT5 pin select I5SL2 (bit 6): INT5 pin select

I5SL3	I5SL2	Pin Assigned to INT5
0	0	Port P24
0	1	Port P25
1	0	Port P26
1	1	Port P27

I5SL1 (bit 5): INT5 pin function select I5SL0 (bit 4): INT5 pin function select

When the data change specified in the external interrupt 4/5 control register (I45CR) is given to the pin that is assigned to INT5, timer 1 count clock input and timer 0 capture signal are generated.

I5SL1	I5SL0	Function Other Than INT5 Interrupt					
0	0	None					
0	1	Timer 1 count clock input					
1	0	Timer 0L capture signal input					
1	1	Timer 0H capture signal input					

I4SL3 (bit 3): INT4 pin select I4SL2 (bit 2): INT4 pin select

I4SL3	I4SL2	Pin Assigned to INT4
0	0	Port P20
0	1	Port P21
1	0	Port P22
1	1	Port P23

I4SL1 (bit 1): INT4 pin function select I4SL0 (bit 0): INT4 pin function select

When the data change specified in the external interrupt 4/5 control register (I45CR) is given to the pin that is assigned to INT4, timer 1 count clock input and timer 0 capture signal are generated.

I4SL1	I4SL0	Function Other Than INT4 Interrupt					
0	0	None					
0	1	Timer 1 count clock input					
1	0	Timer 0L capture signal input					
1	1	Timer 0H capture signal input					

Notes:

- 1) When timer 0L capture signal input or timer 0H capture signal input is specified for INT4 or INT5 together with port 7, the signal from port 7 is ignored.
- 2) When INT4 and INT5 are specified in duplicate for timer 1 count clock input, timer 0L capture signal input, or timer 0H capture signal input, both interrupts are accepted. If both INT4 and INT5 events occur at the same time, however, only one event is recognized.
- 3) When at least one of INT4 and INT5 is specified as timer 1 count clock input, timer 1L functions as an event counter. If neither INT4 nor INT5 is specified for timer 1 count clock input, the timer 1L counter counts on every 2 Tcyc.

3.3.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.3.5 HALT and Hold Mode Operation

When in HALT or HOLD mode, port 2 retains the state that is established when HALT or HOLD mode is entered.

3.4 Port 3

3.4.1 Overview

Port 3 is a 5-bit I/O port equipped with programmable pull-up resistors. It is made up of a data latch, a data direction register, and a control circuit. Control of the input/output signal direction is accomplished by the data direction register in 1-bit units. Port 3 can also be used as a PWM4/PWM5 output port.

As a user option, either CMOS output with a programmable pull-up resistor or N-channel open drain output with a programmable pull-up resistor can be selected as the output type in 1-bit units.

<Notes on the flash ROM version>

Port P32 is temporarily set low when the microcontroller is reset. During the reset sequence, do not apply a clock or any medium voltage level signal (including Hi-Z) to port P34.

For treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 On-chip Debugger Installation Manual" and "LC872000 Series On-chip Debugger Pin Processing."

3.4.2 Functions

- 1) Input/output port (5 bits: P30 to P34)
 - The port 3 data latch (P3: FE4C) is used to control the port output data and the port 3 data direction register (P3DDR: FE4D) is used to control the I/O direction of the port data.
 - Each port is provided with a programmable pull-up resistor.

2) Multiplexed functions

• P30 is also used as PWM4 output and P31 as the PWM5 output. The functions are described in the corresponding chapters.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE4C	HHH0 0000	R/W	Р3	-	-	-	P34	P33	P32	P31	P30
FE4D	ННН0 0000	R/W	P3DDR	-	-	-	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR

3.4.3 Related Registers

3.4.3.1 Port 3 data latch (P3)

- 1) The port 3 data latch is a 5-bit register for controlling the port 3 output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P30 to P34 is read in. If P3 (FE4C) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port 3 data can always be read regardless of the I/O state of the port.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE4C	HHHH 0000	R/W	P3	-	-	-	P34	P33	P32	P31	P30

3.4.3.2 Port 3 data direction register (P3DDR)

- 1) The port 3 data direction register is a 5-bit register that controls the I/O direction of the port 3 data in 1-bit units. Port P3n is placed in output mode when bit P3nDDR is set to 1 and in input mode when bit P3nDDR is set to 0.
- 2) When bit P3nDDR is set to 0 and bit P3n of the port 3 data latch is set to 1, port P3n becomes an input with a pull-up resistor.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE4D	НННН 0000	R/W	P3DDR	-	-	-	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR

Regist	er Data		Port P3n State	Internal Pull-up
P3n	P3nDDR	Input	Output	Resistor
0	0	Enabled	Open	OFF
1	0	Enabled	Internal pull-up resistor	ON
0	1	Enabled	Low	OFF
1	1	Enabled	High/open (CMOS/N-channel open drain)	OFF

3.4.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.4.5 HALT and Hold Mode Operation

When in HALT or HOLD mode, port 3 retains the state that is established when HALT or HOLD mode is entered.

3.5 Port 7

3.5.1 Overview

Port 7 is a 4-bit I/O port equipped with programmable pull-up resistors. It is made up of a data control latch and a control circuit. The I/O direction of port data can be controlled in 1-bit units.

Port 7 can also be used as an input port for external interrupts. It can also be used as an input port for the timer 0 count clock input, capture signal input, and HOLD mode release signal input.

There is no user option for this port.

3.5.2 Functions

- 1) Input/output port (4 bits: P70 to P73)
 - The lower-order 4 bits of the port 7 control register (P7: FE5C) are used to control the port output data and the higher-order 4 bits to control the I/O direction of port data.
 - P70 is an N-channel open drain output type and P71 to P73 are a CMOS output type.
 - Each port bit is provided with a programmable pull-up resistor.
- 2) Interrupt input pin function
 - P70 and P71 are assigned to INT0 and INT1, respectively, and are used to detect a low or high level, or a low or high edge and to set the interrupt flag.
 - P72 and P73 are assigned to INT2 and INT3, respectively, and are used to detect a low or high edge, or both edges and to set the interrupt flag.
- 3) Timer 0 count input function

A count signal is sent to timer 0 each time a signal change that sets the interrupt flag is supplied to a port selected from P72 and P73.

4) Timer 0L capture input function

A timer 0L capture signal is generated each time a signal change that sets the interrupt flag is supplied to a port selected from P70 and P72.

When a selected level of signal is input to P70 that is specified for level-triggered interrupts, a timer 0L capture signal is generated at 1-cycle intervals for the duration of the input signal.

5) Timer 0H capture input function

A timer 0H capture signal is generated each time a signal change that sets the interrupt flag is supplied to the port selected from P71 and P73.

When a selected level of signal is input to P71 that is specified for level-triggered interrupts, a timer 0H capture signal is generated at 1-cycle intervals for the duration of the input signal.

6) HOLD mode release function

- When the interrupt flag and interrupt enable flag are set by INT0, INT1, INT2, or INT3, a HOLD mode release signal is generated, releasing HOLD mode. The CPU then enters HALT mode (main oscillation by CR). When the interrupt is accepted, the CPU switches from HALT mode to normal operation mode.
- When a signal change that sets the interrupt flag is input to P70 or P71 that is specified
 for level-triggered interrupt in HOLD mode, the interrupt flag is set. In this case, HOLD
 mode is released if the corresponding interrupt enable flag is set.
- When a signal change that sets the interrupt flag is input to P72 or P73 in HOLD mode, the interrupt flag is set. In this case, HOLD mode is released if the corresponding interrupt enable flag is set. The interrupt flag, however, cannot be set by a rising edge occurring when P72 or P73 data that is established when HOLD mode is entered is in the high state or by a falling edge occurring when P72 or P73 data that is established when HOLD mode is entered is in the low state. Consequently, to release HOLD mode with P72 or P73, it is recommended that P72 or P73 be used in the double edge interrupt mode.

	Input	Output	Interrupt Input Signal Detection	Timer 0 Count Input	Capture Input	Hold Mode Release
P70	With programmable	N-channel open drain	L level, H level, L edge, H edge	_	Timer 0L	Enabled (Note)
P71	pull-up resistor	CMOS		_	Timer 0H	Enabled (Note)
P72	resistor		L edge, H edge,	Available	Timer 0L	Enabled
P73			both edges	Available	Timer 0H	_

Note: P70 and P71 HOLD mode release is available only when level detection is set.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5C	0000 0000	R/W	P7	P73DDR	P72DDR	P71DDR	P70DDR	P73	P72	P71	P70
FE5D	0000 0000	R/W	I01CR	INT1LH	INT1LV	INT1IF	INT1IE	INT0LH	INT0LV	INT0IF	INT0IE
FE5E	0000 0000	R/W	I23CR	INT3HEG	INT3LEG	INT3IF	INT3IE	INT2HEG	INT2LEG	INT2IF	INT2IE
FE5F	0000 0000	R/W	ISL	ST0HCP	ST0LCP	BTIMC1	BTIMC0	BUZON	NFSEL	NFON	ST0IN

3.5.3 Related Registers

3.5.3.1 Port 7 control register (P7)

- 1) The port 7 control register is an 8-bit register for controlling the I/O of port 7 data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins P70 to P73 is read into bits 0 to 3. Bits 4 to 7 are loaded with bits 4 to 7 of register P7. If P7 (FE5C) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced as bits 0 to 3 instead of the data at port pins.
- 3) Port 7 data can always be read regardless of the I/O state of the port

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5C	0000 0000	R/W	P7	P73DDR	P72DDR	P71DDR	P70DDR	P73T	P72T	P71T	P70T

Regist	er Data		Port P7n State	Internal Pull-up
P7n	P7nDDR	Input	Output	Resistor
0	0	Enabled	Open	OFF
1	0	Enabled	Internal pull-up resistor	ON
0	1	Enabled	CMOS-Low	OFF
1	1	Enabled	CMOS-High (P70 is open)	ON

Port 7

P73DDR (bit 7): P73 I/O control

A 1 or 0 in this bit controls the output (CMOS) or input of pin P73.

P72DDR (bit 6): P72 I/O control

A 1 or 0 in this bit controls the output (CMOS) or input of pin P72.

P71DDR (bit 5): P71 I/O control

A 1 or 0 in this bit controls the output (CMOS) or input of pin P71.

P70DDR (bit 4): P70 I/O control

A 1 or 0 in this bit controls the output (N-channel open drain) or input of pin P70.

P73 (bit 3): P73 data

The value of this bit is output from pin P73 when P73DDR is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P73.

P72 (bit 2): P72 data

The value of this bit is output from pin P72 when P72DDR is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P72.

P71 (bit 1): P71 data

The value of this bit is output from pin P71 when P71DDR is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P71.

P70 (bit 0): P70 data

The value of this bit is output from pin P70 when P70DDR is set to 1. Since this bit is N-channel open drain output type, however, it is placed in the high-impedance state when P70 is set to 1.

A 1 or 0 in this bit turns on or off the internal pull-up resistor for pin P70.

3.5.3.2 External interrupt 0/1 control register (I01CR)

1) This register is an 8-bit register for controlling external interrupts 0 and 1.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5D	0000 0000	R/W	I01CR	INT1LH	INT1LV	INT1IF	INT1IE	INT0LH	INT0LV	INT0IF	INT0IE

INT1LH (bit 7): INT1 detection polarity select

INT1LV (bit 6): INT1 detection level/edge select

INT1LH	INT1LV	INT1 Interrupt Conditions (P71 Pin Data)
0	0	Falling edge detected
0	1	Low level detected
1	0	Rising edge detected
1	1	High level detected

INT1IF (bit 5): INT1 interrupt source flag

This bit is set when the conditions specified by INT1LH and INT1LV are satisfied. When this bit and the INT1 interrupt request enable bit (INT1IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 000BH are generated.

This bit must be cleared with an instruction as it is not cleared automatically.

INT1IE (bit 4): INT1 interrupt request enable

When this bit and INT1IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 000BH are generated.

INTOLH (bit 3): INTO detection polarity select INTOLV (bit 2): INTO detection level/edge select

INT0LH	INT0LV	INT0 Interrupt Conditions (P70 Pin Data)
0	0	Falling edge detected
0	1	Low level detected
1	0	Rising edge detected
1	1	High level detected

INT0IF (bit 1): INT0 interrupt source flag

This bit is set when the conditions specified by INT0LH and INT0LV are satisfied. When this bit and the INT0 interrupt request enable bit (INT0IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 0003H are generated.

This bit must be cleared with an instruction as it is not cleared automatically.

INT0IE (bit 0): INT0 interrupt request enable

When this bit and INT0IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 0003H are generated.

3.5.3.3 External interrupt 2/3 control register (I23CR)

1) This register is an 8 bit register for controlling external interrupts 2 and 3.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5E	0000 0000	R/W	I23CR	INT3HEG	INT3LEG	INT3IF	INT3IE	INT2HEG	INT2LEG	INT2IF	INT2IE

INT3HEG (bit 7): INT3 rising edge detection control INT3LEG (bit 6): INT3 falling edge detection control

INT3HEG	INT3LEG	INT3 Interrupt Conditions (P73 Pin Data)
0	0	No edge detected
0	1	Falling edge detected
1	0	Rising edge detected
1	1	Both edges detected

INT3IF (bit 5): INT3 interrupt source flag

This bit is set when the conditions specified by INT3HEG and INT3LEG are satisfied. When this bit and the INT3 interrupt request enable bit (INT3IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 001BH are generated.

This bit must be cleared with an instruction as it is not cleared automatically.

INT3IE (bit 4): INT3 interrupt request enable

When this bit and INT3IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 001BH are generated.

INT2HEG (bit 3): INT2 rising edge detection control INT2LEG (bit 2): INT2 falling edge detection control

INT2HEG	INT2LEG	INT2 Interrupt Conditions (P72 Pin Data)
0	0	No edge detected
0	1	Falling edge detected
1	0	Rising edge detected
1	1	Both edges detected

INT2IF (bit 1): INT2 interrupt source flag

This bit is set when the conditions specified by INT2HEG and INT2LEG are satisfied.

When this bit and the INT2 interrupt request enable bit (INT2IE) are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

The interrupt flag, however, cannot be set by a rising edge occurring when P72 data that is established when HOLD mode is entered is in the high state, or by a falling edge occurring when P72 data that is established when HOLD mode is entered is in the low state. Consequently, to release HOLD mode with P72, it is recommended that P72 be used in the double edge interrupt mode.

This bit must be cleared with an instruction as it is not cleared automatically.

INT2IE (bit 0): INT2 interrupt request enable

When this bit and INT2IF are set to 1, a HOLD mode release signal and an interrupt request to vector address 0013H are generated.

3.5.3.4 Input signal select register (ISL)

1) This register is an 8-bit register that controls the timer 0 input, noise filter time constant, buzzer output, and base timer clock.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5F	0000 0000	R/W	ISL	ST0HCP	ST0LCP	BTIMC1	BTIMC0	BUZON	NFSEL	NFON	ST0IN

ST0HCP (bit 7): Timer 0H capture signal input port select

This bit selects the timer 0H capture signal input port.

When this bit is set to 1, a timer 0H capture signal is generated when an input that satisfies the INT1 interrupt detection conditions is supplied to P71. If the INT1 interrupt detection mode is set to level detection, capture signals are generated at an interval of 1 Tcyc as long as the detection level is present at P71.

When this bit is set to 0, a timer 0H capture signal is generated when an input that satisfies the INT3 interrupt detection conditions is supplied to P73.

ST0LCP (bit 6): Timer 0L capture signal input port select

This bit selects the timer 0L capture signal input port.

When this bit is set to 1, a timer 0L capture signal is generated when an input that satisfies the INT0 interrupt detection conditions is supplied to P70. If the INT0 interrupt detection mode is set to level detection, capture signals are generated at an interval of 1 Tcyc as long as the detection level is present at P70.

When this bit is set to 0, a timer 0L capture signal is generated when an input that satisfies the INT2 interrupt detection conditions is supplied to P72.

BTIMC1 (bit 5): Base timer clock select BTIMC0 (bit 4): Base timer clock select

BTIMC1	BTIMC0	Base Timer Input Clock
0	0	Subclock
0	1	Cycle clock
1	0	Subclock
1	1	Timer/counter 0 prescaler output

BUZON (bit 3): Buzzer output select

When P17FCR is set to 1, this bit selects the data (buzzer output or timer 1 PWMH) to be sent to port P17. When this bit is set to 1, the timer 1 PWMH output is held high and a signal that is derived by dividing the base timer clock is sent to port P17 as buzzer output.

BTIMC1	BTIMC0	Buzzer Output
0	0	16 frequency division of subclock
0	1	16 frequency division of cycle clock
1	0	8 frequency division of subclock
1	1	16 frequency division of timer/counter 0 prescaler output

When this bit is set to 0, the buzzer output is held high and the timer 1 PWMH output data is sent to port P17.

NFSEL (bit 2): Noise filter time constant select NFON (bit 1): Noise filter time constant select

NFSEL	NFON	Noise Filter Time Constant
0	0	No filter
0	1	128 Tcyc
1	0	1 Tcyc
1	1	32 Teye

STOIN (bit 0): Timer 0 count clock input port select

This bit selects the timer 0 count clock signal input port.

When this bit is set to 1, a timer 0 count clock is generated when an input that satisfies the INT3 interrupt detection conditions is supplied to P73.

When this bit is set to 0, a timer 0 count clock is generated when an input that satisfies the INT2 interrupt detection conditions is supplied to P72.

Note: When timer 0L capture signal input or timer 0H capture signal input is specified for INT4 or INT5 together with port 7, the signal from port 7 is ignored.

Port 7

3.5.4 Options

There is no user option for port 7.

3.5.5 HALT and HOLD Mode Operation

The pull-up resistor of P70 is turned off.

P71 to P73 retain their state that is established when HALT or HOLD mode is entered.

3.6 Port 8

3.6.1 Overview

Port 8 is an 8-bit I/O port that consists of a data latch and a control circuit. The I/O direction can be set in 1-bit units. The output type of port 8 is N-channel open drain.

There is no user option for this port.

3.6.2 Functions

- 1) I/O port (8 bits: P80 to P87)
 - The port 8 data latch (P8: FE63) is used to control switching between L level output and output disable.
- 2) Analog voltage input function
 - Ports P80 to P87 are used to receive the analog voltage input to the AD converter.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE63	1111 1111	R/W	P8	P87	P86	P85	P84	P83	P82	P81	P80

3.6.3 Related Registers

3.6.3.1 Port 8 data latch (P8)

- 1) The port 8 data latch is an 8-bit register for controlling the I/O of port 8.
- 2) When this register is read with an instruction, data at pins P80 to P87 is read into bits 0 to 7 of the register. If P8 (FE63) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port 8 data can always be read regardless of the I/O state of the port.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE63	1111 1111	R/W	P8	P87	P86	P85	P84	P83	P82	P81	P80

Register Data		Port P8n State
P8n	Input	Output
0	Enabled	Low
1	Enabled	Open

3.6.4 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port 8 retains the state that is established when HALT or HOLD mode is entered.

3.7 Port A

3.7.1 Overview

Port A is an 8-bit I/O port. It is made up of a data control latch and a control circuit. The direction of its signals can be specified in 1-bit units. This port can also be used as a PWM0/PWM1 output port.

As a user option, either CMOS output or N-channel open drain output can be specified as the output type in 1-bit units.

3.7.2 Functions

- 1) I/O ports (8 bits: PA0 to PA7)
 - The 8 bits of the port A data control register (PA: FE68) are used to control the port output data (bits 0 to 7).
 - The 8 bits of the port A I/O select control register (PADDR: FE69) are used to control the I/O direction of the data in 1-bit units (bits 0 to 7).
 - The output type is selectable as a user option from N-channel open drain output and CMOS output.
 - Each port bit is provided with a programmable pull-up resistor.
- 2) Register configuration
 - It is necessary to manipulate the following special function registers to control port A.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE68	0000 0000	R/W	PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
FE69	0000 0000	R/W	PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR
FE6B	0000 0000	R/W	PAFCR	PA7FCR	PA6FCR	PA5FCR	PA4FCR	PA3FCR	PA2FCR	PA1FCR	PA0FCR

3.7.3 Related Registers

3.7.3.1 Port A data latch (PA)

- 1) The port A data latch is an 8-bit register for controlling the port A output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins PA0 to PA7 is read in. If PA (FE68) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port A data can always be read regardless of the I/O state of the port.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE68	0000 0000	R/W	PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0

3.7.3.2 Port A data direction register (PADDR)

- 1) The port A data direction register is an 8-bit register that controls the I/O direction of port A data in 1-bit units. Port PAn is placed in the output mode when bit PAnDDR is set to 1 and in the input mode when bit PAnDDR is set to 0.
- 2) Port PAn is configured as an input pin with a pull-up resistor when bit PAnDDR is set to 0 and port A data latch bit PAn is set to 1.

	Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
ĺ	FE69	0000 0000	R/W	PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR

Regis	ster Data		Port PAn State	Internal Pull-up
PAn	PAnDDR	Input	Output	Resistor
0	0	Enabled	Open	OFF
1	0	Enabled	Internal pull-up resistor	ON
0	1	Enabled	Low	OFF
1	1	Enabled	High/open (CMOS/N-channel open drain)	OFF

3.7.3.3 Port A function control register (PAFCR)

The port A function control register is an 8-bit register that controls the multiplexed pin outputs of port A.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE6B	0000 0000	R/W	PAFCR	PA7FCR	PA6FCR	PA5FCR	PA4FCR	PA3FCR	PA2FCR	PA1FCR	PA0FCR

n	PAnFCR	PAn	PAn Pin Data in Output Mode (PAnDDR = 1)
7	0	-	Value of port data latch (PA7)
	1	0	PWM1 data
	1	1	High output
6	0	_	Value of port data latch (PA6)
	1	0	PWM1 data
	1	1	High output
5	0	_	Value of port data latch (PA5)
	1	0	PWM1 data
	1	1	High output
4	0	_	Value of port data latch (PA4)
	1	0	PWM1 data
	1	1	High output
3	0	_	Value of port data latch (PA3)
	1	0	PWM0 data
	1	1	High output
2	0	_	Value of port data latch (PA2)
	1	0	PWM0 data
	1	1	High output
1	0	_	Value of port data latch (PA1)
	1	0	PWM0 data
	1	1	High output
0	0	_	Value of port data latch (PA0)
	1	0	PWM0 data
	1	1	High output

The high data output at a pin that is selected as an N-channel open drain output (user option) is represented by an open circuit.

3.7.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.7.5 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port A retains the state that is established when HALT or HOLD mode is entered.

3.8 Port B

3.8.1 Overview

Port B is an 8-bit I/O port. It is made up of a data control latch and a control circuit. The direction of its signals can be specified in 1-bit units. This port can also be used as an input port for AN8 to AN15.

As a user option, either CMOS output or N-channel open drain output can be specified as the output type in 1-bit units.

3.8.2 Functions

- 1) I/O ports (8 bits: PB0 to PB7)
 - The 8 bits of the port B data control register (PB: FE6C) are used to control the port output data.
 - The 8 bits of the port B I/O select control register (PBDDR: FE6D) are used to control the I/O direction of data in 1-bit units.
 - The output type is selectable as a user option from N-channel open drain output and CMOS output.
 - Each port bit is provided with a programmable pull-up resistor.
- 2) Register configuration

It is necessary to manipulate the following special function registers to control port B.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE6C	0000 0000	R/W	PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
FE6D	0000 0000	R/W	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR

3.8.3 Related Registers

3.8.3.1 Port B data latch (PB)

- 1) The port B data latch is an 8-bit register for controlling the port B output data.
- 2) When this register is read with an instruction, data at pins PB0 to PB7 is read in. If PB (FE6C) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port B data can always be read regardless of the I/O state of the port.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE6C	0000 0000	R/W	PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0

3.8.3.2 Port B data direction register (PBDDR)

- 1) The port B data direction register is an 8-bit register that controls the I/O direction of port B data in 1-bit units. Port PBn is placed in the output mode when bit PBnDDR is set to 1 and in the input mode when bit PBnDDR is set to 0.
- 2) Port PBn is configured as an input pin with a pull-up resistor when bit PBnDDR is set to 0 and port B data latch bit PBn is set to 1.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE6D	0000 0000	R/W	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR

Regis	ster Data		Port PBn State	Internal Pull-up			
PBn	PBnDDR	Input	Output	Resistor			
0	0	Enabled	Open	OFF			
1	0	Enabled	Internal pull-up resistor	ON			
0	1	Enabled	Low	OFF			
1	1	Enabled	Enabled High/open (CMOS/N-channel open drain)				

3.8.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.8.5 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port B retains the state that is established when HALT or HOLD mode is entered.

3.9 Port C

3.9.1 Overview

Port C is an 8-bit I/O port. It is made up of a data control latch and a control circuit. The direction of its signals can be specified in 1-bit units.

As a user option, either CMOS output or N-channel open drain output can be specified as the output type in 1-bit units.

3.9.2 Functions

- 1) I/O ports (8 bits: PC0 to PC7)
 - The 8 bits of the port C data control register (PC: FE70) are used to control the port output data.
 - The 8 bits of the port C I/O select control register (PCDDR: FE71) are used to control the I/O direction of data in 1-bit units.
 - The output type is selectable as a user option from N-channel open drain output and CMOS output.
 - Each port bit is provided with a programmable pull-up resistor.
- 2) Register configuration

It is necessary to manipulate the following special function registers to control port C.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE70	0000 0000	R/W	PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
FE71	0000 0000	R/W	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR

3.9.3 Related Registers

3.9.3.1 Port C data latch (PC)

- 1) The port C data latch is an 8-bit register for controlling the port C output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins PC0 to PC7 is read in. If PC (FE70) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port C data can always be read regardless of the I/O state of the port.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE70	0000 0000	R/W	PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

3.9.3.2 Port C data direction register (PCDDR)

- 1) The port C data direction register is an 8-bit register that controls the I/O direction of port C data in 1-bit units. Port PCn is placed in the output mode when bit PCnDDR is set to 1 and in the input mode when bit PCnDDR is set to 0.
- 2) Port PCn is configured as an input pin with a pull-up resistor when bit PCnDDR is set to 0 and port C data latch bit PCn is set to 1.

Add	dress	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
F	E71	0000 0000	R/W	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR

Regis	ter Data		Port PCn State	Internal Pull-up
PCn	PCnDDR	Input	Output	Resistor
0	0	Enabled	Open	OFF
1	0	Enabled	Internal pull-up resistor	ON
0	1	Enabled	Low	OFF
1	1	Enabled	High/open (CMOS/N-channel open drain)	OFF

3.9.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.9.5 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port C retains the state that is established when HALT or HOLD mode is entered.

3.10 Port E

3.10.1 Overview

Port E is a 4-bit I/O port. It is made up of a data control latch and a control circuit. The direction of its signals can be specified in 1-bit units.

As a user option, either CMOS output or N-channel open drain output can be specified as the output type in 1-bit units.

3.10.2 Functions

- 1) I/O ports (4 bits: PE0 to PE3)
 - The 4 bits of the port E data control register (PE: FE28) are used to control the port output data.
 - The 4 bits of the port E I/O select control register (PEDDR: FE29) are used to control the I/O direction of data in 1-bit units.
 - The output type is selectable as a user option from N-channel open drain output and CMOS output.
 - Each port bit is provided with a programmable pull-up resistor.
- 2) Register configuration

It is necessary to manipulate the following special function registers to control port E.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE28	НННН 0000	R/W	PE			_	_	PE3	PE2	PE1	PE0
FE29	HHHH 0000	R/W	PEDDR				_	PE3DDR	PE2DDR	PE1DDR	PE0DDR

3.10.3 Related Registers

3.10.3.1 Port E Data Latch (PE)

- 1) The port E data latch is a 4-bit register for controlling the port E output data and pull-up resistors.
- 2) When this register is read with an instruction, data at pins PE0 to PE3 is read in. If PE (FE28) is manipulated using the NOT1, CLR1, SET1, DBZ, DBNZ, INC, or DEC instruction, the contents of the register are referenced instead of the data at port pins.
- 3) Port E data can always be read regardless of the I/O state of the port.

Add	ress	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE	28	НННН 0000	R/W	PE	_	_	_	_	PE3	PE2	PE1	PE0

3.10.3.2 Port E data direction register (PEDDR)

- 1) The port E data direction register is a 4-bit register that controls the I/O direction of port E data in 1-bit units. Port PEn is placed in the output mode when bit PEnDDR is set to 1 and in the input mode when bit PEnDDR is set to 0.
- 2) Port PEn is configured as an input pin with a pull-up resistor when bit PEnDDR is set to 0 and port E data latch bit PEn is set to 1.

Addres	s Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE29	HHHH 0000	R/W	PEDDR	_	_	_	_	PE3DDR	PE2DDR	PE1DDR	PE0DDR

Regis	ster Data		Port PEn State	Internal Pull-up
PEn	PEnDDR	Input	Output	Resistor
0	0	Enabled	Open	OFF
1	0	Enabled	Internal pull-up resistor	ON
0	1	Enabled	Low	OFF
1	1	Enabled	High/open (CMOS/N-channel open drain)	OFF

3.10.4 Options

Two user options are available.

CMOS output (with a programmable pull-up resistor)
 N-channel open drain output (with a programmable pull-up resistor)

3.10.5 HALT and HOLD Mode Operation

When in HALT or HOLD mode, port E retains the state established when HALT or HOLD mode is entered.

3.11 Timer/Counter 0 (T0)

3.11.1 Overview

The timer/counter 0 (T0) incorporated in this series of microcontrollers is a 16-bit timer/counter that provides the following four functions:

- 1) Mode 0: Two channels of 8-bit programmable timer with a programmable prescaler (with two 8-bit capture registers)
- 2) Mode 1: 8-bit programmable timer with a programmable prescaler (with two 8-bit capture registers) + 8-bit programmable counter (with two 8-bit capture registers)
- 3) Mode 2: 16-bit programmable timer with a programmable prescaler (with two 16-bit capture registers)
- 4) Mode 3: 16-bit programmable counter (with two 16-bit capture registers)

3.11.2 Functions

- 1) Mode 0: Two channels of 8-bit programmable timer with a programmable prescaler (with two 8-bit capture registers)
 - Two independent 8-bit programmable timers (T0L and T0H) run on the clock (with a period of 1 to 256 Tcyc) from an 8-bit programmable prescaler.
 - The contents of T0L are captured into the capture register T0CAL on external input detection signals from the P70/INT0/T0LCP, P72/INT2/T0IN/T0CLP, and P20 to P27 timer 0L capture input pins.
 - The contents of T0H are captured into the capture register T0CAH on external input detection signals from the P71/INT1/T0HCP, P73/INT3/T0IN/T0HCP, P20 to P27 timer 0H capture input pins.

```
T0L period = (T0LR + 1) \times (T0PRR + 1) \times Tcyc

T0H period = (T0HR + 1) \times (T0PRR + 1) \times Tcyc

Tcyc = Period of cycle clock
```

- 2) Mode 1: 8-bit programmable timer with a programmable prescaler (with two 8-bit capture registers) + 8-bit programmable counter (with two 8-bit capture registers)
 - TOL serves as an 8-bit programmable counter that counts the number of external input detection signals from the P72/INT2/T0IN and P73/INT3/T0IN pins.
 - T0H serves as an 8-bit programmable timer that runs on the clock (with a period of 1 to 256 Tcyc) from an 8-bit programmable prescaler.
 - The contents of T0L are captured into the capture register T0CAL on external input detection signals from the P70/INT0/T0LCP, P72/INT2/T0IN/T0LCP, and P20 to P27 timer 0L capture input pins.
 - The contents of T0H are captured into the capture register T0CAH on external input detection signals from the P71/INT1/T0HCP, P73/INT3/T0IN/T0HCP, and P20 to P27 timer 0H capture input pins.

```
T0L period = (T0LR + 1)
T0H period = (T0HR + 1) \times (T0PRR + 1) \times Tcyc
```

- 3) Mode 2: 16-bit programmable timer with a programmable prescaler (with two 16-bit capture registers)
 - Timer/counter 0 serves as a 16-bit programmable timer that runs on the clock (with a period of 1 to 256 Tcyc) from an 8-bit programmable prescaler.
 - The contents of T0L and T0H are captured into the capture registers T0CAL and T0CAH at the same time on external input detection signals from the P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.

T0 period =
$$([T0HR, T0LR] + 1) \times (T0PRR + 1) \times Tcyc$$

16 bits

- 4) Mode 3: 16-bit programmable counter (with two 16-bit capture registers)
 - Timer/counter 0 serves as a 16-bit programmable counter that counts the number of external input detection signals from the P72/INT2/T0IN and P73/INT3/T0IN pins.
 - The contents of T0L and T0H are captured into the capture registers T0CAL and T0CAH at the same time on external input detection signals from the P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins.

T0 period =
$$[T0HR, T0LR] + 1$$

16 bits

- 5) Interrupt generation
 - T0L or T0H interrupt request is generated at the counter interval for timer/counter T0L or T0H if the interrupt request enable bit is set.
- 6) To control timer/counter 0 (T0), it is necessary to manipulate the following special function registers.
 - TOCNT, TOPRR, TOL, TOH, TOLR, TOHR, P7, ISL, IO1CR, I23CR

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE10	0000 0000	R/W	T0CNT	T0HRUN	T0LRUN	T0LONG	T0LEXT	ТОНСМР	T0HIE	T0LCMP	T0LIE
FE11	0000 0000	R/W	T0PRR	T0PRR7	T0PRR6	T0PRR5	T0PRR4	T0PRR3	T0PRR2	T0PRR1	T0PRR0
FE12	0000 0000	R	T0L	T0L7	T0L6	T0L5	T0L4	T0L3	T0L2	T0L1	T0L0
FE13	0000 0000	R	T0H	T0H7	T0H6	T0H5	T0H4	T0H3	T0H2	T0H1	T0H0
FE14	0000 0000	R/W	T0LR	T0LR7	T0LR6	T0LR5	T0LR4	T0LR3	T0LR2	T0LR1	T0LR0
FE15	0000 0000	R/W	T0HR	T0HR7	T0HR6	T0HR5	T0HR4	T0HR3	T0HR2	T0HR1	T0HR0
FE16	XXXX XXXX	R	T0CAL	T0CAL7	T0CAL6	T0CAL5	T0CAL4	T0CAL3	T0CAL2	T0CAL1	T0CAL0
FE17	XXXX XXXX	R	T0CAH	T0CAH7	T0CAH6	T0CAH5	T0CAH4	Т0САН3	T0CAH2	T0CAH1	Т0САН0

3.11.3 Circuit Configuration

3.11.3.1 Timer/counter 0 control register (T0CNT) (8-bit register)

1) This register controls the operation and interrupts of T0L and T0H.

3.11.3.2 Programmable prescaler match register (T0PRR) (8-bit register)

1) This register stores the match data for the programmable prescaler.

3.11.3.3 Programmable prescaler (8-bit counter)

1) Start/stop: This register runs in modes other than HOLD mode.

2) Count clock: Cycle clock (period = 1 Tcyc).

3) Match signal: A match signal is generated when the count value matches the value of register

TOPRR (period: 1 to 256 Tcyc)

4) Reset: The counter starts counting from 0 when a match signal occurs or when data is

written into TOPRR.

3.11.3.4 Timer/counter 0 low byte (T0L) (8-bit counter)

1) Start/stop: This counter is stopped and started by the 0/1 value of T0LRUN (timer 0 control

register, bit 6).

2) Count clock: Either prescaler match signal or external signal must be selected through the 0/1

value of T0LEXT (timer 0 control register, bit 4).

3) Match signal: A match signal is generated when the count value matches the value of the match

buffer register (16 bits of data needs to match in the 16-bit mode).

4) Reset: When the counter stops operation or a match signal is generated.

3.11.3.5 Timer/counter 0 high byte (T0H) (8-bit counter)

1) Start/stop: This counter is stopped and started by the 0/1 value of T0HRUN (timer 0 control

register, bit 7).

2) Count clock: Either prescaler match signal or TOL match signal must be selected through the

0/1 value of T0LONG (timer 0 control register, bit 5).

3) Match signal: A match signal is generated when the count value matches the value of the match

buffer register (16 bits of data needs to match in the 16-bit mode).

4) Reset: When the counter stops operation or a match signal is generated.

3.11.3.6 Timer/counter 0 match data register low byte (T0LR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T0L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of the lower-order byte of timer/counter 0 (16 bits of data needs to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - When it is inactive (T0LRUN=0), the match register matches T0LR.
 - When it is active (T0LRUN=1), the match buffer register is loaded with the contents of T0LR when a match signal is generated.

3.11.3.7 Timer/counter 0 match data register high byte (T0HR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T0H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of the higher-order byte of timer/counter 0 (16 bits of data needs to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - When it is inactive (T0HRUN=0), the match register matches T0HR.
 - When it is active (T0HRUN=1), the match buffer register is loaded with the contents of T0HR when a match signal is generated.

3.11.3.8 Timer/counter 0 capture register low byte (T0CAL) (8-bit register)

1) Capture clock:

External input detection signals from the P70/INT0/T0LCP, P72/INT2/T0IN/T0LCP, and P20 to P27 timer 0L capture input pins when T0LONG (timer 0 control register, bit 5) is set to 0.

External input detection signals from the P71/INT1/T0HCP, P73/INT3/T0IN, and P20 to P27 timer 0H capture input pins when T0LONG (timer 0 control register, bit 5) is set to 1.

2) Capture data: Contents of timer/counter 0 low byte (T0L).

3.11.3.9 Timer/counter 0 capture register high byte (T0CAH) (8-bit register)

1) Capture clock: External input detection signals from the P71/INT1/T0HCP, P73/INT3/T0IN/

TOHCP, and P20 to P27 timer 0H capture input pins.

2) Capture data: Contents of timer/counter 0 high byte (T0H)

Table 3.11.1 Timer 0 (T0H, T0L) Count Clocks

Mode	T0LONG	T0LEXT	T0H Count Clock	T0L Count Clock	[T0H, T0L] Count Clock
0	0	0	TOPRR match signal	TOPRR match signal	_
1	0	1	TOPRR match signal	External signal	_
2	1	0	_	_	T0PRR match signal
3	1	1	_	_	External signal




Figure 3.11.1 Mode 0 Block Diagram (T0LONG = 0, T0LEXT = 0)




Figure 3.11.2 Mode 1 Block Diagram (T0LONG = 0, T0LEXT = 1)




Figure 3.11.3 Mode 2 Block Diagram (T0LONG = 1, T0LEXT = 0)




Figure 3.11.4 Mode 3 Block Diagram (T0LONG = 1, T0LEXT = 1)

3.11.4 Related Registers

3.11.4.1 Timer/counter 0 control register (T0CNT)

1) This register is an 8-bit register that controls the operation and interrupts of T0L and T0H.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE10	0000 0000	R/W	T0CNT	T0HRUN	T0LRUN	T0LONG	T0LEXT	ТОНСМР	T0HIE	T0LCMP	T0LIE

T0HRUN (bit 7): T0H count control

When this bit is set to 0, timer/counter 0 high byte (T0H) stops on a count value of 0. The match buffer register of T0H has the same value as T0HR.

When this bit is set to 1, timer/counter 0 high byte (T0H) performs the required counting operation. The match buffer register of T0H is loaded with the contents of T0HR when a match signal is generated.

T0LRUN (bit 6): T0L count control

When this bit is set to 0, timer/counter 0 low byte (T0L) stops on a count value of 0. The match buffer register of T0L has the same value as T0LR.

When this bit is set to 1, timer/counter 0 low byte (T0L) performs the required counting operation. The match buffer register of T0L is loaded with the contents of T0LR when a match signal is generated.

T0LONG (bit 5): Timer/counter 0 bit length select

When this bit is set to 0, timer/counter 0 higher- and lower-order bytes serve as independent 8-bit timers/counters.

When this bit is set to 1, timer/counter 0 functions as a 16-bit timer/counter. A match signal is generated when the count value of the 16-bit counter comprising T0H and T0L matches the contents of the match buffer register of T0H and T0L.

T0LEXT (bit 4): T0L input clock select

When this bit is set to 0, the count clock for T0L is the match signal for the prescaler.

When this bit is set to 1, the count clock for T0L is an external input signal.

T0HCMP (bit 3): T0H match flag

This bit is set when the value of T0H matches the value of the match buffer register for T0H and a match signal is generated when T0H is running (T0HRUN=1). Its state does not change if no match signal is generated. Consequently, this flag must be cleared with an instruction.

In the 16-bit mode (T0LONG=1), a match needs to occur in all 16 bits of data for a match signal to occur.

T0HIE (bit 2): T0H interrupt request enable control

When this bit and T0HCMP are set to 1, an interrupt request to vector address 0023H is generated.

T0LCMP (bit 1): T0L match flag

This bit is set when the value of TOL matches the value of the match buffer register for TOL and a match signal is generated when TOL is running (TOLRUN=1). Its state does not change if no match signal is generated. Consequently, this flag must be cleared with an instruction.

In the 16-bit mode (T0LONG=1), a match needs to occur in all 16 bits of data for a match signal to occur.

T0LIE (bit 0): T0L interrupt request enable control

When this bit and T0LCMP are set to 1, an interrupt request to vector address 0013H is generated.

Notes:

- TOHCMP and TOLCMP must be cleared to 0 with an instruction.
- When the 16-bit mode is to be used, TOLRUN and TOHRUN must be set to the same value at the same time to control operation.
- TOLCMP and TOHCMP are set at the same time in the 16-bit mode.

3.11.4.2 Timer 0 programmable prescaler match register (T0PRR)

- 1) Timer 0 programmable prescaler match register is an 8-bit register that is used to define the clock period (Tpr) of timer/counter 0.
- 2) The count value of the prescaler starts at 0 when TOPRR is loaded with data.
- 3) $Tpr = (T0PRR+1) \times Tcyc$ Tcyc = Period of cycle clock

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE11	0000 0000	R/W	T0PRR	T0PRR7	T0PRR6	T0PRR5	T0PRR4	T0PRR3	T0PRR2	T0PRR1	T0PRR0

3.11.4.3 Timer/counter 0 low byte (T0L)

1) This is a read-only 8-bit timer/counter. It counts the number of match signals from the prescaler or external signals.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE12	0000 0000	R	T0L	T0L7	T0L6	T0L5	T0L4	T0L3	T0L2	T0L1	T0L0

3.11.4.4 Timer/counter 0 high byte (T0H)

1) This is a read-only 8-bit timer/counter. It counts the number of match signals from the prescaler or overflows occurring in T0L.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE13	0000 0000	R	ТОН	T0H7	T0H6	T0H5	T0H4	Т0Н3	T0H2	T0H1	ТОНО

3.11.4.5 Timer/counter 0 match data register low byte (T0LR)

- 1) This register is used to store the match data for T0L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of the lower-order byte of timer/counter 0 (16 bits of data needs to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - When it is inactive (T0LRUN=0), the match register matches T0LR.
 - When it is active (T0LRUN=1), the match buffer register is loaded with the contents of T0LR when a match signal is generated.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE14	0000 0000	R/W	T0LR	T0LR7	T0LR6	T0LR5	T0LR4	T0LR3	T0LR2	T0LR1	T0LR0

3.11.4.6 Timer/counter 0 match data register high byte (T0HR)

- 1) This register is used to store the match data for T0H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of the higher-order byte of timer/counter 0 (16 bits of data needs to match in the 16-bit mode).
- 2) The match buffer register is updated as follows:
 - When it is inactive (T0HRUN=0), the match register matches T0HR.
 - When it is active (T0LRUN=1), the match buffer register is loaded with the contents of T0HR when a match signal is generated.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE15	0000 0000	R/W	T0HR	T0HR7	T0HR6	T0HR5	T0HR4	T0HR3	T0HR2	T0HR1	T0HR0

3.11.4.7 Timer/counter 0 capture register low byte (T0CAL)

1) This register is a read-only 8-bit register used to capture the contents of timer/counter 0 low byte (T0L) on an external input detection signal.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE16	XXXX XXXX	R	T0CAL	T0CAL7	T0CAL6	T0CAL5	T0CAL4	T0CAL3	T0CAL2	T0CAL1	T0CAL0

3.11.4.8 Timer/counter 0 capture register high byte (T0CAH)

1) This register is a read-only 8-bit register used to capture the contents of timer/counter 0 high byte (T0H) on an external input detection signal.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE17	XXXX XXXX	R	T0CAH	T0CAH7	T0CAH6	T0CAH5	T0CAH4	T0CAH3	T0CAH2	T0CAH1	ТОСАНО

3.12 High-speed Clock Counter

3.12.1 Overview

The high-speed clock counter is a 3-bit counter that is provided with a realtime output capability. It is coupled with timer/counter 0 to form an 11- or 19-bit high-speed counter. It can accept clocks with periods of as short as $\frac{1}{6}$ the cycle time. The high-speed clock counter is also equipped with a 4-bit capture register incorporating a carry bit.

3.12.2 Functions

- 1) 11-bit or 19-bit programmable high-speed counter
 - Configured with the timer/counter 0 low byte (T0L) and timer/counter 0 high byte (T0H), an 11- or 19-bit programmable high-speed counter counts up the external input signals from the P72/INT2/T0IN /NKIN pin. The coupled timer/counter 0 counts the number of overflows occurring in the 3-bit counter. In this case, timer 0 functions as a free-running counter.

2) Realtime output

A realtime output is placed at pin P17. Realtime output is a function to change the state of
output at a port into realtime when the count value of a counter reaches the required value.
This change in output occurs asynchronously with any clock for the microcontroller.

Capture operation

 The value of high-speed clock counter is captured into NKCOV and NKCAP2 to NKCAP0 in synchronization with the capture operation of T0L (timer 0 low byte). NKCOV is a carry into timer/counter 0. When this bit is set to 1, the capture value of timer/counter 0 must be corrected by +1. NKCAP2 to NKCAP0 carry the capture value of the high-speed clock counter.

4) Interrupt generation

The required timer/counter 0 flag is set when the high-speed clock counter and timer/counter 0 keep counting and their count value reaches "(timer 0 match register value+1) × 8 + value of NKCMP2 to NKCMP0." In this case, a T0L or T0H interrupt request is generated if the interrupt request enable bit is set.

NK Counter

- 5) To control the high-speed clock counter, it is necessary to manipulate the following special function registers.
 - NKREG, P1TST, T0CNT, T0L, T0H, T0LR, T0HR, ISL, I01CR, I23CR

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE7D	0000 0000	R/W	NKREG	NKEN	NKCMP2	NKCMP1	NKCMP0	NKCOV	NKCAP2	NKCAP1	NKCAP0
FE47	0Н0Н Н0Н0	R/W	P1TST	FIX0	ı	MRCSFT	ı	ı	DSNKOT	ı	FIX0
FE10	0000 0000	R/W	T0CNT	T0HRUN	T0LRUN	T0LONG	T0LEXT	Т0НСМР	T0HIE	T0LCNP	T0LIE
FE12	0000 0000	R	T0L	T0L7	T0L6	T0L5	T0L4	T0L3	T0L2	T0L1	T0L0
FE13	0000 0000	R	T0H	T0H7	T0H6	T0H5	T0H4	T0H3	T0H2	T0H1	T0H0
FE14	0000 0000	R/W	T0LR	T0LR7	T0LR6	T0LR5	T0LR4	T0LR3	T0LR2	T0LR1	T0LR0
FE15	0000 0000	R/W	T0HR	T0HR7	T0HR6	T0HR5	T0HR4	T0HR3	T0HR2	T0HR1	T0HR0
FE16	XXXX XXXX	R	T0CAL	T0CAL7	T0CAL6	T0CAL5	T0CAL4	T0CAL3	T0CAL2	T0CAL1	T0CAL0
FE17	XXXX XXXX	R	T0CAH	T0CAH7	T0CAH6	T0CAH5	T0CAH4	T0CAH3	T0CAH2	T0CAH1	T0CAH0
FE5D	0000 0000	R/W	I01CR	INT1LH	INT1LV	INT1IF	INT1IE	INT0LH	INT0LV	INT0IF	INT0IE
FE5E	0000 0000	R/W	I23CR	INT3HEG	INT3LEG	INT3IF	INT3IE	INT2HEG	INT2LEG	INT2IF	INT2IE
FE5F	0000 0000	R/W	ISL	ST0HCP	ST0LCP	BTIMC1	BTIMC0	BUZON	NFSEL	NFON	ST0IN

3.12.3 Circuit Configuration

3.12.3.1 High-speed clock counter control register (NKREG) (8-bit register)

1) The high-speed clock counter control register controls the high-speed clock counter.

It contains the start, count value setting, and counter value capture bits.

2) Start/stop: Controlled by the start/stop operation of timer/counter 0 low byte (T0L) when NKEN=1.

3) Count clock: External input signals from P72/INT2/T0IN/NKIN pin.

4) Realtime output: The realtime output port must be placed in the output mode.

When NKEN (bit 7) is set to 0, the realtime output port relinquishes its realtime output capability and synchronizes itself with the data in the port latch.

When the value that will result in NKEN=1 is written into NKREG, the realtime output port restores its realtime output capability and holds the output data. In this state, the contents of the port latch must be replaced by the next realtime output value.

When the high-speed clock counter keeps counting and reaches the count value " $(T0LR+1) \times 8 + value$ of NKCMP2 to NKCMP0," the realtime output turns to the required value. Subsequently, the realtime output port relinquishes the realtime output capability and synchronizes itself with the data in the port latch. To restore the realtime output capability, a value that will result in NKEN=1 must be written into NKREG.

5) Capture clock: Generated in synchronization with the capture clock for T0L (timer 0 low byte).

3.12.3.2 P1TST register

- 1) The realtime output function is enabled when DSNKOT (P1TST register, bit 2) is set to 0.
- 2) The realtime output function is disabled when DSNKOT (P1TST register, bit 2) is set to 1. In this case, the realtime output pin functions as an ordinary port pin.

3.12.3.3 Timer/counter 0 operation

T0EXT (T0CNT, bit 4) must be set to 1 when a high-speed clock counter is to be used.

When NKEN=1 and TOLONG (TOCNT, bit 5)=0, timer 0H runs in the normal mode and timer 0L is coupled with the high-speed clock counter to form an 11-bit free-running counter. When NKEN=1 and TOLONG (TOCNT, bit 5)=1, timer 0 is coupled with the NK counter to form a 19-bit free-running counter.

When a free-running counter reaches the count value "(timer 0 match register value+1) \times 8 + value of NKCMP2 to NKCMP0," a match detection signal occurs, generating the realtime output of the required value and setting the match flag of timer 0. No new match signal is detected until the next NKREG write operation is performed.

The match data for these free-running counters must always be greater than the current counter value. When updating the match data, the match register for timer 0 must be set up before loading the match register for NKREG (NKCMP2 to NKCMP0) with data. Even if the same value is loaded, it must be written into NKREG to start a search for a match.

3.12.4 Related Register

3.12.4.1 High-speed clock counter control register (NKREG)

1) This register is an 8-bit register that controls the operation of the high-speed clock counter.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE7D	0000 0000	R/W	NKREG	NKEN	NKCMP2	NKCMP1	NKCMP0	NKCOV	NKCAP2	NKCAP1	NKCAP0

NKEN (bit 7): Counter control

When set to 0, the NK control circuit is inactive.

When set to 1, the NK control circuit is active. The timer 0 operation is switched to make up an asynchronous high-speed counter with timer 0 being the higher-order counter. Counting is started by setting this bit to 1 and starting timer 0 in the external clock mode.

NKCMP2-NKCMP0 (bits 6-4): Match register

Immediately when the counter reaches the count value equivalent to "(timer 0 match register value+1) \times 8 + value of NKCMP2 to NKCMP0," a match detection signal occurs, generating the realtime output of the required value and setting the timer 0 match flag. Subsequently, the realtime output port relinquishes the realtime output capability and changes its state in synchronization with the data in the port latch. The realtime output function and match detection function will not be resumed until the next NKREG write operation is performed.

NKCOV, NKCAP2-NKCAP0 (bits 3-0): Capture register

The NK counter value is captured into these bits in synchronization with the timer 0L capture operation.

NKCOV is a carry into timer 0. When this bit is set to 1, the capture value of timer 0 must be corrected by +1.

NKCAP2 to NKCAP0 carry the capture value of the NK counter. These bits are read only.




Figure 3.12.1 11-bit Counter Block Diagram T0LONG = 0 (Timer 0: 8-bit mode)




Figure 3.12.2 19-bit Counter Block Diagram T0LONG = 1 (Timer 0: 16-bit mode)

3.13 Timer/Counter 1 (T1)

3.13.1 Overview

The timer/counter 1 (T1) incorporated in this series of microcontrollers is a 16-bit timer/counter with a prescaler that provides the following four functions:

- 1) Mode 0: 8-bit programmable timer with an 8-bit prescaler (with toggle output) + 8-bit programmable timer/counter (with toggle output)
- 2) Mode 1: Two channels of 8-bit PWM with an 8-bit prescaler
- 3) Mode 2: 16-bit programmable timer/counter with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a timer/counter with toggle output.)
- 4) Mode 3: 16-bit programmable timer with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a PWM.)

3.13.2 Functions

- 1) Mode 0: 8-bit programmable timer with an 8-bit prescaler (with toggle output) + 8-bit programmable timer/counter (with toggle output)
 - T1L functions as an 8-bit programmable timer/counter that counts the number of signals obtained by dividing the cycle clock by 2 or the number of external events, while T1H functions as an 8-bit programmable timer that counts the number of signals obtained by dividing the cycle clock by 2.
 - Two independent 8-bit programmable timers (T1L and T1H) run on a clock that is obtained by dividing the cycle clock by 2.
 - T1PWML and T1PWMH generate a signal that toggles at the interval of T1L and T1H period, respectively. (Note 1)

```
T1L \ period = \ (T1LR+1) \times (T1LPRC \ count) \times 2Tcyc \quad or \\ (T1LR+1) \times (T1LPRC \ count) \ events \ detected T1PWML \ period = T1L \ period \times 2 T1H \ period = \ (T1HR+1) \times (T1HPRC \ count) \times 2Tcyc T1PWMH \ period = T1H \ period \times 2
```

- 2) Mode 1: Two channels of 8-bit PWM with an 8-bit prescaler
 - Two independent 8-bit PWMs (T1PWML and T1PWMH) run on the cycle clock.

```
\begin{split} &T1PWML\ period = 256 \times (T1LPRC\ count) \times Tcyc \\ &T1PWML\ low\ period = (T1LR+1) \times (T1LPRC\ count) \times Tcyc \\ &T1PWMH\ period = 256 \times (T1HPRC\ count) \times Tcyc \\ &T1PWMH\ low\ period = (T1HR+1) \times (T1HPRC\ count) \times Tcyc \end{split}
```

- 3) Mode 2: 16-bit programmable timer/counter with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a timer/counter with toggle output.)
 - A 16-bit programmable timer/counter runs that counts the number of signals obtained by dividing the cycle clock by 2 or the number of external events. Since interrupts can occur from the lower-order 8-bit timer (T1L) at the interval of T1L period, the lower-order 8 bits of this 16-bit programmable timer/counter can be used as the reference timer.
 - T1PWML and T1PWMH generate a signal that toggles at the interval of T1L and T1 periods, respectively. (Note 1)

```
T1L period = (T1LR+1) × (T1LPRC count) × 2Tcyc or

(T1LR+1) × (T1LPRC count) events detected

T1PWML period = T1L period × 2

T1 period = (T1HR+1) × (T1HPRC count) × T1L period or

(T1HR +1) × (T1HPRC count) × (T1LR +1) × (T1LPRC count) events detected

T1PWMH period = T1 period × 2
```

- 4) Mode 3: 16-bit programmable timer with an 8-bit prescaler (with toggle output) (the lower-order 8 bits may be used as a PWM.)
 - A 16-bit programmable timer runs on the cycle clock.
 - The lower-order 8 bits run as a PWM (T1PWML) having a period of 256 Tcyc.
 - T1PWMH generates a signal that toggles at the interval of T1 period. (Note 1)

```
T1PWML period = 256 \times (T1LPRC \text{ count}) \times Tcyc
T1PWML low period = (T1LR+1) \times (T1LPRC \text{ count}) \times Tcyc
T1 period = (T1HR+1) \times (T1HPRC \text{ count}) \times T1PWML period
T1PWMH period = T1 period \times 2
```

5) Interrupt generation

T1L or T1H interrupt request is generated at the counter period of the T1L or T1H timer if the interrupt request enable bit is set.

- 6) To control timer 1 (T1), it is necessary to manipulate the following special function registers.
 - T1CNT, T1L, T1H, T1LR, T1HR, T1PRR,
 - P1, P1DDR, P1FCR
 - P2, P2DDR, I45CR, I45SL

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE18	0000 0000	R/W	T1CNT	T1HRUN	T1LRUN	T1LONG	T1PWM	T1HCMP	T1HIE	T1LCMP	T1LIE
FE1A	0000 0000	R	T1L	T1L7	T1L6	T1L5	T1L4	T1L3	T1L2	T1L1	T1L0
FE1B	0000 0000	R	T1H	T1H7	T1H6	T1H5	T1H4	T1H3	T1H2	T1H1	T1H0
FE1C	0000 0000	R/W	T1LR	T1LR7	T1LR6	T1LR5	T1LR4	T1LR3	T1LR2	T1LR1	T1LR0
FE1D	0000 0000	R/W	T1HR	T1HR7	T1HR6	T1HR5	T1HR4	T1HR3	T1HR2	T1HR1	T1HR0
FE19	0000 0000	R/W	TIPRR	T1HPRE	T1HPRC2	T1HPRC1	T1HPRC0	T1LPRE	T1PRC2	T1LPRC1	T1LPRC0

Note 1: The output of the T1PWML is fixed at the high level if the T1L is stopped. If the T1L is running, the output of the T1PWML is fixed at the low level when T1LR=FFH. The output of T1PWMH is fixed at the high level if the T1H is stopped. If the T1H is running, the output of the T1PWMH is fixed at the low level when T1HR=FFH.

3.13.3 Circuit Configuration

3.13.3.1 Timer 1 control register (T1CNT) (8-bit register)

1) The timer 1 control register controls the operation and interrupts of the T1L and T1H.

3.13.3.2 Timer 1 prescaler control register (T1PRR) (8-bit counter)

1) This register sets the clocks for T1L and T1H.

3.13.3.3 Timer 1 prescaler low byte (8-bit counter)

1) Start/stop: The stop/start of timer 1 prescaler low byte is controlled by the 0/1 value of T1LRUN (timer 1 control register, bit 6).

2) Count clock: Varies with operating mode.

Mode	T1LONG	T1PWM	T1L Prescaler Count Clock
0	0	0	2 Tcyc/events (Note 1)
1	0	1	1 Tcyc (Note 2)
2	1	0	2 Tcyc/events (Note 1)
3	1	1	1 Tcyc (Note 2)

Note 1: T1L serves as an event counter when INT4 or INT5 is specified as the timer 1 count clock input in the external interrupt 4/5 pin select register (I45SL). It serves as a timer that runs using 2 Tcyc as its count clock if neither INT4 or INT5 is not specified as the timer 1 count clock input.

Note 2: T1L will not run normally if INT4 or INT5 is specified as the timer 1 count clock input when T1PWM=1. When T1PWM=1, do not specify INT4 or INT5 as the timer 1 count clock input.

Prescaler count: Determined by the T1PRC value.
 The count clock for T1L is generated at the intervals determined by the prescaler count.

T1LPRE	T1LPRC2	T1LPRC1	T1LPRC0	T1L Prescaler Count
0	_	_	_	1
1	0	0	0	2
1	0	0	1	4
1	0	1	0	8
1	0	1	1	16
1	1	0	0	32
1	1	0	1	64
1	1	1	0	128
1	1	1	1	256

4) Reset: When the timer 1 stops operation or a T1L reset signal is generated.

3.13.3.4 Timer 1 prescaler high byte (8-bit counter)

1) Start/stop: The stopt/start of timer 1 prescaler high byte is controlled by the 0/1 value of T1HRUN (timer 1 control register, bit 7).

2) Count clock: Varies with operating mode.

Mode	T1LONG	T1PWM	T1H Prescaler Count Clock
0	0	0	2 Tcyc
1	0	1	1 Tcyc
2	1	0	T1L match signal
3	1	1	256 × (T1LPRC count) × Tcyc

3) Prescaler count: Determined by the T1PRC value.
The count clock for T1H is generated at the intervals determined by the prescaler count.

T1HPRE	T1HPRC2	T1HPRC1	T1HPRC0	T1H Prescaler Count
0	_	_	_	1
1	0	0	0	2
1	0	0	1	4
1	0	1	0	8
1	0	1	1	16
1	1	0	0	32
1	1	0	1	64
1	1	1	0	128
1	1	1	1	256

4) Reset: When the timer 1 stops operation or a T1H reset signal is generated.

3.13.3.5 Timer 1 low byte (T1L) (8-bit counter)

1) Start/stop: The stop/start of the timer 1 low byte is controlled by the 0/1 value of T1LRUN (timer 1 control register, bit 6).

2) Count clock: T1L prescaler output clock

3) Match signal: A match signal is generated when the count value matches the value of the match

buffer register.

4) Reset: The timer 1 low byte is reset when it stops operation or a match signal occurs on the

mode 0, or 2 condition.

3.13.3.6 Timer 1 high byte (T1H) (8-bit counter)

1) Start/stop: The stop/start of the timer 1 high byte is controlled by the 0/1 value of T1HRUN (timer 1 control register, bit 7).

2) Count clock: T1H prescaler output clock

3) Match signal: A match signal is generated when the count value matches the value of the match

buffer register.

4) Reset: The timer 1 high byte is reset when it stops operation or a match signal occurs on the

mode 0, 2, or 3 condition.

3.13.3.7 Timer 1 match data register low byte (T1LR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T1L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of timer 1 low byte (T1L).
- 2) The match buffer register is updated as follows:
 - When it is inactive (T1LRUN=0), the match register matches T1LR.
 - When it is active (T1LRUN=1), the match buffer register is loaded with the contents of T1LR when the value of T1L reaches 0.

3.13.3.8 Timer 1 match data register high byte (T1HR) (8-bit register with a match buffer register)

- 1) This register is used to store the match data for T1H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of timer 1 high byte (T1H).
- 2) The match buffer register is updated as follows:
 - When it is inactive (T1HRUN=0), the match register matches T1HR.
 - When it is active (T1HRUN=1), the match buffer register is loaded with the contents of T1HR when the value of T1H reaches 0.

3.13.3.9 Timer 1 low byte output (T1PWML)

- 1) The T1PWML output is fixed at the high level when T1L is inactive. If T1L is active, the T1PWML output is fixed at the low level when T1LR=FFH.
- 2) Timer 1 low byte output is a toggle output whose state changes on a T1L match signal when T1PWM (timer 1 control register, bit 4) is set to 0.
- 3) When T1PWM (timer 1 control register, bit 4) is set to 1, this PWM output is cleared on an T1L overflow and set on a T1L match signal.

3.13.3.10 Timer 1 high byte output (T1PWMH)

- 1) The T1PWMH output is fixed at the high level when T1H is inactive. If T1H is active, the T1PWMH output is fixed at the low level when T1HR=FFH.
- 2) The timer 1 high byte output is a toggle output whose state changes on a T1H match signal when T1PWM=0 or T1LONG=1.
- 3) When T1PWM=1 and T1LONG=0, this PWM output is cleared on a T1H overflow and set on a T1H match signal.




Figure 3.13.1 Mode 0 Block Diagram (T1LONG = 0, T1PWM = 0)




Figure 3.13.2 Mode 1 Block Diagram (T1LONG = 0, T1PWM = 1)




Figure 3.13.3 Mode 2 Block Diagram (T1LONG = 1, T1PWM = 0)




Figure 3.13.4 Mode 3 Block Diagram (T1LONG = 1, T1PWM = 1)

3.13.4 Related Registers

3.13.4.1 Timer 1 control register (T1CNT)

1) Timer 1 control register is an 8-bit register that controls the operation and interrupts of T1L and T1H.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE18	0000 0000	R/W	T1CNT	T1HRUN	T1LRUN	T1LONG	T1PWM	T1HCMP	T1HIE	T1LCMP	T1LIE

T1HRUN (bit 7): T1H count control

When this bit is set to 0, timer 1 high byte (T1H) stops on a count value of 0. The match buffer register of T1H has the same value as T1HR.

When this bit is set to 1, timer 1 high byte (T1H) performs the required counting operation.

T1LRUN (bit 6): T1L count control

When this bit is set to 0, timer 1 low byte (T1L) stops on a count value of 0. The match buffer register of T1L has the same value as T1LR.

When this bit is set to 1, timer 1 low byte (T1L) performs the required counting operation.

T1LONG (bit 5): Timer 1 bit length select

When this bit is set to 0, timer 1 higher- and lower-order bytes serve as independent 8-bit timers.

When this bit is set to 1, timer 1 serves as a 16-bit timer since the timer 1 high byte (T1H) counts up at the interval of the timer 1 low byte (T1L).

Independent match signals are generated from T1H and T1L when their count value matches the contents of the corresponding match buffer register, regardless of the value of this bit.

T1PWM (bit 4): T1 output mode select

This bit and T1LONG (bit 5) determine the output mode of T1 (T1PWMH and T1PWML) as summarized in Table 3.13.1.

Table 3.13.1 Timer 1 Output (T1PWMH, T1PWML)

Mode	T1LONG	T1PWM		T1PWMH		T1PWML
0	0	0	Toggle output	Period: (T1HR+1) × (T1HPRC count) × 4 × Tcyc	Toggle output	Period: (T1LR+1) × (T1LPRC count) × 4 × Tcyc
U	U	U			or	Period: 2(T1LR+1) × (T1LPRC count) × events
1	0	1	PWM output	Period: 256 × (T1HPRC count) × Tcyc	PWM output	Period: 256 × (T1LPRC count) × Tcyc
			Toggle output	Period: (T1HR+1) × (T1HPRC count) × (T1PWML period)	Toggle output	Period: $(T1LR+1) \times (T1LPRC count) \times 4 \times Tcyc$
2	1	0	or	Period: 2(T1HR+1) × (T1HPRC count) × (T1LR+1) × (T1LPRC count) × events	or	Period: 2(T1LR+1) × (T1LPRC count) × events
3	1	1	Toggle output	Period: $(T1HR+1) \times (T1HPRC \text{ count}) \times (T1PWML \text{ period}) \times 2$	PWM output	Period: 256 × (T1LPRC count) × Tcyc

T1HCMP (bit 3): T1H match flag

This flag is set if T1H reaches 0 when T1H is active (T1HRUN=1).

This flag must be cleared with an instruction.

T1HIE (bit 2): T1H interrupt request enable control

An interrupt request is generated to vector address 002BH when this bit and T1HCMP are set to 1.

T1LCMP (bit 1): T1L match flag

This flag is set if T1L reaches 0 when T1L is active (T1LRUN=1).

This flag must be cleared with an instruction.

T1LIE (bit 0): T1L interrupt request enable control

An interrupt request is generated to vector address 002BH when this bit and T1LCMP are set to 1.

Note: T1HCMP and T1LCMP must be cleared to 0 with an instruction.

3.13.4.2 Timer 1 prescaler control register (T1PRR)

1) This register sets up the count values for the timer 1 prescaler.

2) When the register value is changed while the timer is running, the change is reflected in the prescaler operation at the same timing when the match buffer register for the timer (T1L, T1H) is updated.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE19	0000 0000	R/W	T1PRR	T1HPRE	T1HPRC2	T1HPRC1	T1HPRC0	T1LPRE	T1LPRC2	T1LPRC1	T1LPRC0

T1HPRE (bit 7): Controls the timer 1 prescaler high byte.

T1HPRC2 (bit 6): Controls the timer 1 prescaler high byte.

T1HPRC1 (bit 5): Controls the timer 1 prescaler high byte.

T1HPRC0 (bit 4): Controls the timer 1 prescaler high byte.

T1HPRE	T1HPRC2	T1HPRC1	T1HPRC0	T1H Prescaler Count
0	_	_	=	1
1	0	0	0	2
1	0	0	1	4
1	0	1	0	8
1	0	1	1	16
1	1	0	0	32
1	1	0	1	64
1	1	1	0	128
1	1	1	1	256

T1LPRE (bit 3): Controls the timer 1 prescaler low byte. T1LPRC2 (bit 2): Controls the timer 1 prescaler low byte. T1LPRC1 (bit 1): Controls the timer 1 prescaler low byte. T1LPRC0 (bit 0): Controls the timer 1 prescaler low byte.

T1LPRE	T1LPRC2	T1LPRC1	T1LPRC0	T1L Prescaler Count
0	_	_	_	1
1	0	0	0	2
1	0	0	1	4
1	0	1	0	8
1	0	1	1	16
1	1	0	0	32
1	1	0	1	64
1	1	1	0	128
1	1	1	1	256

3.13.4.3 Timer 1 low byte (T1L)

1) This is a read-only 8-bit timer. It counts up on every T1L prescaler output clock.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE1A	0000 0000	R	T1L	T1L7	T1L6	T1L5	T1L4	T1L3	T1L2	T1L1	T1L0

3.13.4.4 Timer 1 high byte (T1H)

1) This is a read-only 8-bit timer. It counts up on every T1H prescaler output clock.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE1B	0000 0000	R	T1H	T1H7	T1H6	T1H5	T1H4	T1H3	T1H2	T1H1	T1H0

3.13.4.5 Timer 1 match data register low byte (T1LR)


- 1) This register is used to store the match data for T1L. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of timer 1 low byte.
- 2) Match buffer register is updated as follows:
 - When it is inactive (T1LRUN=0), the match register matches T1LR.
 - When it is active (T1LRUN=1), the match buffer register is loaded with the contents of T1LR when the value of T1L reaches 0.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE1C	0000 0000	R/W	T1LR	T1LR7	T1LR6	T1LR5	T1LR4	T1LR3	T1LR2	T1LR1	T1LR0

3.13.4.6 Timer 1 match data register high byte (T1HR)

- 1) This register is used to store the match data for T1H. It has an 8-bit match buffer register. A match signal is generated when the value of this match buffer register coincides with that of timer 1 high byte.
- 2) The match buffer register is updated as follows:
 - When it is inactive (T1HRUN=0), the match register matches T1HR.
 - When it is active (T1HRUN=1), the match buffer register is loaded with the contents of T1HR when the value of T1H reaches 0.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE1D	0000 0000	R/W	T1HR	T1HR7	T1HR6	T1HR5	T1HR4	T1HR3	T1HR2	T1HR1	T1HR0



3.14 Timers 4 and 5 (T4, T5)

3.14.1 Overview

The timer 4 (T4) and timer 5 (T5) incorporated in this series of microcontrollers are 8-bit timers with two independently controlled 6-bit prescalers.

3.14.2 Functions

1) Timer 4 (T4)

Timer 4 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock.

T4 period =
$$(T4R+1) \times 4^n$$
 Tcyc $(n=1, 2, 3)$

Tcyc = Period of cycle clock

2) Timer 5 (T5)

Timer 5 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, 64Tcyc clock.

T5 period =
$$(T5R+1) \times 4^{n}$$
Tcyc $(n=1, 2, 3)$

Tcyc = Period of cycle clock

3) Interrupt generation

Interrupt requests to vector address 004BH are generated when the overflow flag is set at the interval of timer 4 or timer 5 period and the corresponding interrupt request enable bit is set.

- 4) To control timer 4 (T4) and timer 5 (T5), it is necessary to manipulate the following special function registers.
 - T45CNT, T4R, T5R

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE3C	0000 0000	R/W	T45CNT	T5C1	T5C0	T4C1	T4C0	T5OV	T5IE	T4OV	T4IE
FE3E	0000 0000	R/W	T4R	T4R7	T4R6	T4R5	T4R4	T4R3	T4R2	T4R1	T4R0
FE3F	0000 0000	R/W	T5R	T5R7	T5R6	T5R5	T5R4	T5R3	T5R2	T5R1	T5R0

3.14.3 Circuit Configuration

3.14.3.1 Timer 4/5 control register (T45CNT) (8-bit register)

1) The timer 4/5 control register controls the operation and interrupts of T4 and T5.

3.14.3.2 Timer 4 counter (T4CTR) (8-bit counter)

- 1) The timer 4 counter counts the number of clocks from the timer 4 prescaler (T4PR). Its value reaches 0 on the clock following the clock that brought about the value specified in the timer 4 period setting register (T4R), when the interrupt flag (T4OV) is set.
- 2) When T4C0 and T4C1 (T45CNT: FE3C, bits 4 and 5) are set to 0, the timer 4 counter stops at a count value of 0. In the other cases, the timer 4 counter continues operation.
- 3) When data is written into T4R while timer 4 is running, both the timer 4 prescaler and counter are cleared and start counting again..

3.14.3.3 Timer 4 prescaler (T4PR) (6-bit counter)

1) This prescaler is used to define the clock period for the timer 4 determined by T4C0 and T4C1 (T45CNT: FE3C, bits 4 and 5).

Table 3.14.1 Timer 4 Count Clocks

T4C1	T4C0	T4 Count Clock
0	0	The timer 4 prescaler and timer/counter are reset.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Teye

3.14.3.4 Timer 4 period setting register (T4R) (8-bit register)

- 1) This register defines the period of timer 4.
- 2) When data is written into T4R while timer 4 is running, both the timer 4 prescaler and counter are cleared and start counting again.

3.14.3.5 Timer 5 counter (T5CTR) (8-bit counter)

- 1) The timer 5 counter counts the number of clocks from the timer 5 prescaler (T5PR). Its value reaches 0 on the clock following the clock that brought about the value specified in the timer 5 period setting register (T5R), when the interrupt flag (T5OV) is set.
- 2) When T5C0 and T5C1 (T45CNT: FE3C, bits 6 and 7) are set to 0, the timer 5 counter stops at a count value of 0. In the other cases, the timer 5 counter continues operation.
- 3) When data is written into T5R while timer 5 is running, both the timer 5 prescaler and counter are cleared and start counting again..

3.14.3.6 Timer 5 prescaler (T5PR) (6-bit counter)

1) This prescaler is used to define the clock period for the timer 5 determined by T5C0 and T5C1. (T45CNT: FE3C, bits 6 and 7).

Table 3.14.2 Timer 5 Count Clocks

T5C1	T5C0	T5 Count Clock
0	0	The timer 5 prescaler and timer/counter are reset.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Tcyc

3.14.3.7 Timer 5 period setting register (T5R) (8-bit register)

- 1) This register defines the period of timer 5.
- 2) When data is written into T5R while timer 5 is running, both the timer 5 prescaler and counter are cleared and start counting again..

3.14.4 Related Registers

3.14.4.1 Timer 4/5 control register (T45CNT)

1) The timer 4/5 control register is an 8-bit register that controls the operation and interrupts of T4 and T5.

Addre	ss Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE3C	0000 0000	R/W	T45CNT	T5C1	T5C0	T4C1	T4C0	T5OV	T5IE	T4OV	T4IE

T5C1 (bit 7): T5 count clock control

T5C0 (bit 6): T5 count clock control

T5C1	T5C0	T5 Count Clock
0	0	The timer 5 prescaler and timer/counter are stopped in the reset state.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Tcyc

T4C1 (bit 5): T4 count clock control

T4C0 (bit 4): T4 count clock control

T4C1	T4C0	T4 Count Clock
0	0	The timer 4 prescaler and timer/counter are stopped in the reset state.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Teye

T5OV (bit 3): T5 overflow flag

This flag is set at the interval of timer 5 period when timer 5 is running.

This flag must be cleared with an instruction.

T5IE (bit 2): T5 interrupt request enable control

An interrupt request to vector address 004BH is generated when this bit and T5OV are set to 1.

T4OV (bit 1): T4 overflow flag.

This flag is set at the interval of timer 4 period when timer 4 is running.

This flag must be cleared with an instruction.

T4IE (bit 0): T4 interrupt request enable control

An interrupt request to vector address 004BH is generated when this bit and T4OV are set to 1.

3.14.4.2 Timer 4 period setting register (T4R)

1) This register is an 8-bit register for defining the period of timer 4.

Timer 4 period = $(T4R \ value+1) \times Timer 4 \ prescaler \ value$

(4, 16 or 64 Tcyc)

2) When data is written into T4R while timer 4 is running, both the timer 4 prescaler and counter are cleared and start counting again..

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE3E	0000 0000	R/W	T4R	T4R7	T4R6	T4R5	T4R4	T4R3	T4R2	T4R1	T4R0

3.14.4.3 Timer 5 period setting register (T5R)

1) This register is an 8-bit register for defining the period of timer 5.

Timer 5 period = $(T5R \text{ value}+1) \times Timer 5 \text{ prescaler value}$

(4, 16 or 64 Tcyc)

2) When data is written into T5R while timer 5 is running, both the timer 5 prescaler and counter are cleared and start counting again..

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE3F	0000 0000	R/W	T5R	T5R7	T5R6	T5R5	T5R4	T5R3	T5R2	T5R1	T5R0

3.15 Timers 6 and 7 (T6, T7)

3.15.1 Overview

The timer 6 (T6) and timer 7 (T7) incorporated in this series of microcontrollers are 8-bit timers with two independently controlled 6-bit prescalers.

3.15.2 Functions

1) Timer 6 (T6)

Timer 6 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock. It can generate, at pin P06, toggle waveforms whose frequency is equal to the period of timer 6.

T6 period =
$$(T6R+1) \times 4^{n}$$
Tcyc $(n=1, 2, 3)$

Tcyc = Period of cycle clock

2) Timer 7 (T7)

Timer 7 is an 8-bit timer that runs on either 4Tcyc, 16Tcyc, or 64Tcyc clock. It can generate, at pin P07, toggle waveforms whose frequency is equal to the period of timer 7.

T7 period =
$$(T7R+1) \times 4^{n}$$
Tcyc (n=1, 2, 3)

Tcyc = Period of cycle clock

3) Interrupt generation

Interrupt requests to vector address 0043H are generated when the overflow flag is set at the interval of timer 6 or timer 7 period and the corresponding interrupt request enable bit is set.

4) To control the timer 6 (T6) and timer 7 (T7), it is necessary to manipulate the following special function registers.

•	T67CNT.	T6R.	T7R.	P0FCR

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE78	0000 0000	R/W	T67CNT	T7C1	T7C0	T6C1	T6C0	T7OV	T7IE	T6OV	T6IE
FE7A	0000 0000	R/W	T6R	T6R7	T6R6	T6R5	T6R4	T6R3	T6R2	T6R1	T6R0
FE7B	0000 0000	R/W	T7R	T7R7	T7R6	T7R5	T7R4	T7R3	T7R2	T7R1	T7R0
FE42	0000 0000	R/W	P0FCR	T7OE	T6OE	P0FLG	P0IE	CLKOEN	CKODV2	CKODV1	CKODV0

3.15.3 Circuit Configuration

3.15.3.1 Timer 6/7 control register (T67CNT) (8-bit register)

1) The timer 6/7 control register controls the operation and interrupts of T6 and T7.

3.15.3.2 Timer 6 counter (T6CTR) (8-bit counter)

- 1) The timer 6 counter counts the number of clocks from the timer 6 prescaler (T6PR). The value of timer 6 counter (T6CTR) reaches 0 on the clock following the clock that brought about the value specified in the timer 6 period setting register (T6R), when the interrupt flag (T6OV) is set.
- 2) When T6C0 and T6C1 (T67CNT: FE78, bits 4 and 5) are set to 0, the timer 6 counter stops at a count value of 0. In the other cases, the timer 6 counter continues operation.
- 3) When data is written into T6R while timer 6 is running, both the timer 6 prescaler and counter are cleared and start counting again..

3.15.3.3 Timer 6 prescaler (T6PR) (6-bit counter)

1) This prescaler is used to define the clock period for the timer 6 determined by T6C0 and T6C1. (T67CNT: FE78, bits 4 and 5).

Table 3.15.1 Timer 6 Count Clocks

T6C1	T6C0	T6 Count Clock
0	0	Timer 6 prescaler and timer/counter are reset.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Tcyc

3.15.3.4 Timer 6 period setting register (T6R) (8-bit register)

- 1) This register defines the period of timer 6.
- 2) When data is written into T6R while timer 6 is running, both the timer 6 prescaler and counter are cleared and start counting again..

3.15.3.5 Timer 7 counter (T7CTR) (8-bit counter)

- 1) The timer 7 counter counts the number of clocks from the timer 7 prescaler (T7PR). The value of timer 7 counter (T7CTR) reaches 0 on the clock following the clock that brought about the value specified in the timer 7 period setting register (T7R), when the interrupt flag (T7OV) is set.
- 2) When T7C0 and T7C1 (T67CNT: FE78 bits 6 and 7) are set to 0, the timer 7 counter stops at a count value of 0. In the other cases, the timer 7 counter continues operation.
- 3) When data is written into T7R while timer 7 is running, both the timer 7 prescaler and counter are cleared and start counting again..

3.15.3.6 Timer 7 prescaler (T7PR) (6-bit counter)

1) This prescaler is used to define the clock period for the timer 7 determined by T7C0 and T7C1 (T67CNT: FE78 bits 6 and 7).

Table 3.15.2 Timer 7 Count Clocks

T7C1	T7C0	T7 Count Clock
0	0	Timer 7 prescaler and timer/counter are reset.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Tcyc

3.15.3.7 Timer 7 period setting register (T7R) (8-bit register)

- 1) This register defines the period of timer 7.
- 2) When data is written into T7R while timer 7 is running, both the timer 7 prescaler and counter are cleared and start counting again..

3.15.4 Related Registers

3.15.4.1 Timer 6/7 control register (T67CNT)

1) The timer 6/7 control register is an 8-bit register that controls the operation and interrupts of T6 and T7.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE78	0000 0000	R/W	T67CNT	T7C1	T7C0	T6C1	T6C0	T7OV	T7IE	T6OV	T6IE

T7C1 (bit 7): T7 count clock control

T7C0 (bit 6): T7 count clock control

T7C1	T7C0	T7 Count Clock
0	0	Timer 7 prescaler and timer/counter are stopped in the reset state.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Tcyc

T6C1 (bit 5): T6 count clock control

T6C0 (bit 4): T6 count clock control

T6C1	T6C0	T6 Count Clock
0	0	Timer 6 prescaler and timer/counter are stopped in the reset state.
0	1	4 Tcyc
1	0	16 Tcyc
1	1	64 Tcyc

T7OV (bit 3): T7 overflow flag

This flag is set at the interval of timer 7 period when timer 7 is running.

This flag must be cleared with an instruction.

T7IE (bit 2): T7 interrupt request enable control

An interrupt request to vector address 0043H is generated when this bit and T7OV are set to 1.

T6OV (bit 1): T6 overflow flag

This flag is set at the interval of timer 6 period when timer 6 is running.

This flag must be cleared with an instruction.

T6IE (bit 0): T6 interrupt request enable control

An interrupt request to vector address 0043H is generated when this bit and T6OV are set to 1.

3.15.4.2 Timer 6 period setting register (T6R)

1) This register is an 8-bit register for defining the period of timer 6.

Timer 6 period = $(T6R \text{ value}+1) \times Timer 6 \text{ prescaler value}$

(4, 16 or 64 Tcyc)

2) When data is written into T6R while timer 6 is running, both the timer 6 prescaler and counter are cleared and start counting again..

Addre	ss Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE7A	. 0000 0000	R/W	T6R	T6R7	T6R6	T6R5	T6R4	T6R3	T6R2	T6R1	T6R0

3.15.4.3 Timer 7 period setting register (T7R)

1) This register is an 8-bit register for defining the period of timer 7.

Timer 7 period = $(T7R \text{ value}+1) \times Timer 7 \text{ prescaler value}$

(4, 16 or 64 Tcyc)

2) When data is written into T7R while timer 7 is running, both the timer 7 prescaler and counter are cleared and start counting again..

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE7B	0000 0000	R/W	T7R	T7R7	T7R6	T7R5	T7R4	T7R3	T7R2	T7R1	T7R0

3.15.4.4 Port 0 function control register (P0FCR)

1) P0FCR is an 8-bit register used to control the multiplexed output of port 0 pins. It controls the toggle outputs of timers 6 and 7.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE42	0000 0000	R/W	P0FCR	T7OE	T6OE	P0FLG	P0IE	CLKOEN	CKODV2	CKODV1	CKODV0

T70E (bit 7):

This flag is used to control the timer 7 toggle output at pin P07.

This flag is disabled when pin P07 is set in the input mode.

When pin P07 is set in the output mode:

A 0 in this bit outputs the value of port data latch..

A 1 in this bit outputs the OR of the value of the port data latch and the waveform which toggles at the interval equal to the timer 7 period.

T6OE (bit 6):

This flag is used to control the timer 6 toggle output at pin P06.

This flag is disabled when pin P06 is set in the input mode.

When pin P06 is set in the output mode:

A 0 in this bit outputs the value of port data latch.

A 1 in this bit outputs the OR of the value of the port data latch and the waveform which toggles at the interval equal to the timer 6 period.

P0FLG (bit 5):

P0IE (bit 4):

CLKOEN (bit 3):

CKODV2 (bit 2):

CKODV1 (bit 1):

CKODV0 (bit 0):

These 6 bits have nothing to do with the control functions on timers 6 and 7. See the description of port 0 for details on these bits.

3.16 Base Timer (BT)

3.16.1 Overview

The base timer (BT) incorporated in this series of microcontrollers is a 14-bit binary up-counter that provides the following five functions:

- 1) Clock timer
- 2) 14-bit binary up-counter
- 3) High-speed mode (when used as a 6-bit base timer)
- 4) Buzzer output
- 5) Hold mode release

3.16.2 Functions

1) Clock timer

The base timer can count clocks at 0.5 second intervals when a 32.768 kHz subclock is used as the count clock for the base timer. In this case, one of the three clocks, namely, cycle clock, timer/counter 0 prescaler output, and subclock (crystal oscillator/low-speed RC oscillator) must be loaded in the input signal select register (ISL) and the subclock select register (SUBCNT) as the base timer count clock.

2) 14-bit binary up-counter

A 14-bit binary up-counter can be constructed using an 8-bit binary up-counter and a 6-bit binary up-counter. These counters can be cleared under program control.

3) High-speed mode (when used as a 6-bit base timer)

When the base timer is used as a 6-bit timer, it can clock at intervals of approximately 2 ms if the 32.768 kHz subclock is used as the count clock. The bit length of the base timer can be specified using the base timer control register (BTCR).

4) Buzzer output function

The base timer can generate 2kHz or 4kHz beeps when the 32.768 kHz subclock is used as the count clock. The buzzer output can be controlled using the input signal select register (ISL). The buzzer output is ANDed with the timer 1 PWMH output and can be transmitted via pin P17.

5) Interrupt generation

An interrupt request to vector address 001BH is generated if an interrupt request is generated by the base timer when the interrupt request enable bit is set. The base timer can generate two types of interrupt requests: "base timer interrupt 0" and "base timer interrupt 1."

6) HOLD mode operation and HOLD mode release

The base timer is enabled for operation in HOLD mode when bit 2 of the power control register (PCON) is set. HOLD mode can be released by an interrupt from the base timer. This function allows the microcontroller to perform low-current intermittent operations.

- 7) To control the base timer, it is necessary to manipulate the following special function registers.
 - BTCR, ISL, P1DDR, P1, P1FCR, SUBCNT

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE7F	0000 0000	R/W	BTCR	BTFST	BTON	BTC11	BTC10	BTIF1	BTIE1	BTIF0	BTIE0
FE5F	0000 0000	R/W	ISL	ST0HCP	ST0LCP	BTIMC1	BTIMC0	BUZON	NFSEL	NFON	ST0IN
FEE1	HHH0 0000	R/W	SUBCNT	-	-	-	SL500K	SXTCNT1	SXTCNT0	SELSRC	STASRC

3.16.3 Circuit Configuration

3.16.3.1 8-bit binary up-counter

1) This counter is an up-counter that receives, as its input, the signal selected by the input signal select register (ISL). It generates 2kHz or 4kHz buzzer output and base timer interrupt 1 flag set signals.

The overflow out of this counter serves as the clock to the 6-bit binary counter.

3.16.3.2 6-bit binary up-counter

1) This counter is a 6-bit up-counter that receives, as its input, the signal selected by the special function register (ISL) or the overflow signal from the 8-bit counter and generates set signals for base timer interrupts 0 and 1. The switching of the input clock is accomplished by the base timer control register (BTCR).

3.16.3.3 Base timer input clock source

1) The clock input to the base timer can be selected from cycle clock, timer 0 prescaler, and subclock via the input signal select register (ISL) and the subclock select register (SUBCNT).




Figure 3.16.1 Base Timer Block Diagram

3.16.4 Related Registers

3.16.4.1 Base timer control register (BTCR)

1) The base timer control register is an 8-bit register that controls the operation of the base timer.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE7F	0000 0000	R/W	BTCR	BTFST	BTON	BTC11	BTC10	BTIF1	BTIE1	BTIF0	BTIE0

BTFST (bit 7): Base timer interrupt 0 period control

This bit is used to select the interval at which base timer interrupt 0 is to occur. If this bit is set to 1, the base timer interrupt 0 flag is set when an overflow occurs in the 6-bit counter. The interval at which overflows occur is 64TBST.

When this bit is set to 0, the base timer interrupt 0 flag is set if an overflow occurs in the 14-bit counter. The interval at which overflows occur is 16384TBST.

This bit must be set to 1 when the high-speed mode is to be used.

*TBST: Is the period of the input clock selected by the input signal select register (ISL).

BTON (bit 6): Base timer operation control

When this bit is set to 0, the base timer stops when a count value reaches 0.

When this bit is set to 1, the base timer continues operation.

BTC11 (bit 5): Base timer interrupt 1 period control

BTC10 (bit 4): Base timer interrupt 1 period control

BTFST	BTC11	BTC10	Base Timer Interrupt 0 Period	Base Timer Interrupt 1 Period
0	0	0	16384TBST	32TBST
1	0	0	64TBST	32TBST
0	0	1	16384TBST	128TBST
1	0	1	64TBST	128TBST
0	1	0	16384TBST	512TBST
0	1	1	16384TBST	2048TBST
1	1	0	64TBST	2TBST
1	1	1	64TtBST	8TBST

BTIF1 (bit 3): Base timer interrupt 1 flag

This flag is set at the interval equal to the base timer interrupt 1 period that is defined by BTFST, BTC11, and BTC10.

This flag must be cleared with an instruction.

BTIE1 (bit 2): Base timer interrupt 1 request enable control

Setting this bit and BTIF1 to 1 generates "X'tal HOLD mode release signal" and "interrupt request to vector address 001BH" conditions.

BTIF0 (bit 1): Base timer interrupt 0 flag

This flag is set at the interval equal to the base timer interrupt 0 period that is defined by BTFST, BTC11, and BTC10.

This flag must be cleared with an instruction.

BTIE0 (bit 0): Base timer interrupt 0 request enable control

Setting this bit and BTIF0 to 1 generates the "X'tal HOLD mode release signal" and "interrupt request to vector address 001BH" conditions.

Notes:

- Both of the system clock and base timer clock must not be selected as the subclock at the same time when BTFST=BTC10=1 (high-speed mode).
- Note that BTIF1 is likely to be set to 1 when BTC11 and BTC10 are rewritten.
- If HOLD mode is entered while running the base timer when the cycle clock or subclock is selected as the base timer clock source, the base timer is subject to the influence of unstable oscillations caused by the main clock and subclock when they are started following the releasing of HOLD mode, resulting in an erroneous count from the base timer. When entering HOLD mode, therefore, it is recommended that the base timer be stopped.
- This series of microcontrollers supports "X'tal HOLD mode" that operates with low current consumption intermittent operation. In this mode, all operation can be suspended other than the base timer.

3.16.4.2 Input signal select register (ISL)

1) This register is an 8-bit register that controls the timer 0 input, noise filter time constant, buzzer output, and base timer clock.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5F	0000 0000	R/W	ISL	ST0HCP	ST0LCP	BTIMC1	BTIMC0	BUZON	NFSEL	NFON	ST0IN

STOHCP (bit 7): Timer 0H capture signal input port select

ST0LCP (bit 6): Timer 0L capture signal input port select

These 2 bits have nothing to do with the control function on the base timer.

BTIMC1 (bit 5): Base timer clock select BTIMC0 (bit 4): Base timer clock select

BTIMC1	BTIMC0	Base Timer Input Clock
0	0	Subclock
0	1	Cycle clock
1	0	Subclock
1	1	Timer/counter 0 prescaler output

BUZON (bit 3): Buzzer output select

This bit selects data (buzzer output/timer 1 PWMH) to be transferred to port P17 when P17FCR is set to 1. When this bit set to 1, timer 1 PWMH output is fixed at the high level, and a signal that is obtained by dividing the base timer clock is sent to port P17 as buzzer output.

BTIMC1	BTIMC0	Base Timer Input Clock
0	0	1/16 frequency division of subclock
0	1	1/16 frequency division of cycle clock
1	0	1/8 frequency division of subclock
1	1	1/16 frequency division of timer/counter 0 prescaler output

When this bit is set to 0, the buzzer output is fixed at the high level, and the timer 1 PWMH output data is sent to port P17.

<u>BT</u>

NFSEL (bit 2): Noise filter time constant select
NFON (bit 1): Noise filter time constant select

ST0IN (bit 0): Timer 0 count clock input port select

These 3 bits have nothing to do with the control function on the base timer.

3.17 Realtime Clock (RTC)

3.17.1 Overview

The realtime clock (RTC) incorporated in this series of microcontrollers is provided with the following functions:

- 1) Calendar function covering the period from January 1, 2000 to December 31, 2799 (including leap years)
- 2) Independent counter configuration covering second, minute, hour, day, month, year, and century
- 3) Programmable count clock calibration function covering the approx. 0 to ± 129 ppm range (in approx. 1 ppm increments)
- 4) X'tal HOLD mode release function

3.17.2 Functions

- 1) Calendar with count clock calibration function
 - · Counts century, year, month, day, hour, minute, and second.
 - Provides a calendar function covering from January 1, 2000 to December 31, 2799 (including leap years).
 - Provides a count clock calibration function covering the approx. 0 to ± 129 ppm range (in approx. 1 ppm increments).
 - · Can perform count operation in X'tal HOLD mode.
- 2) Interrupt generation
 - Generates an interrupt request to vector address 001BH when an interrupt request occurs at the interval selected from 1 day, 1 hour, 1 minute, or 1 second, provided that the corresponding interrupt request enable bit is set.
- 3) HOLD mode operation and HOLD mode release function

The base timer and RTC become enabled in HOLD mode when bit 2 of the power control register (PCON) is set. This HOLD mode can be released by means of a RTC interrupt.

This feature makes it possible to realize low consumption current intermittent operation.

- 4) To control the RTC, it is necessary to manipulate the following special function registers.
 - RTCCNT, SECR, MINR, HOURR, DAYLR, DAYHR, DAYR, MONR,
 - · YEARR, CENR, RTCCLB
 - · BTCR, ISL

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBA	0000 0000	R/W	RTCCNT	RTCRUN	RTCRRD	RTCIF	RTCIE	RTCIS1	RTCIS0	FIX0	FIX0
FEBB	HH00 0000	R/W	SECR	-	-	SECR5	SECR4	SECR3	SECR2	SECR1	SECR0
FEBC	HH00 0000	R/W	MINR	-	-	MINR5	MINR4	MINR3	MINR2	MINR1	MINR0
FEBD	HHH0 0000	R/W	HOURR	-	-	-	HOURR4	HOURR3	HOURR2	HOURR1	HOURR0
FEBE	0000 0000	R/W	DAYLR	DAYLR7	DAYLR6	DAYLR5	DAYLR4	DAYLR3	DAYLR2	DAYLR1	DAYLR0
FEBF	0000 0000	R/W	DAYHR	DAYHR7	DAYHR6	DAYHR5	DAYHR4	DAYHR3	DAYHR2	DAYHR1	DAYHR0
FEC0	HHH0 0001	R/W	DAYR	-	-	-	DAYR4	DAYR3	DAYR2	DAYR1	DAYR0
FEC1	HHHH 0001	R/W	MONR	-	-	-	-	MONR3	MONR2	MONR1	MONR0
FEC2	H000 0000	R/W	YEARR	-	YEARR6	YEARR5	YEARR4	YEARR3	YEARR2	YEARR1	YEARR0
FEC3	НННН Н000	R/W	CENR	-	-	-	-	-	CENR2	CENR1	CENR0
FEC4	0000 0000	R/W	RTCCLB	RTCFAST	RTCCLB6	RTCCLB5	RTCCLB4	RTCCLB3	RTCCLB2	RTCCLB1	RTCCLB0

3.17.3 Circuit Configuration

3.17.3.1 Realtime clock control register (RTCCNT) (8-bit register)

1) The realtime clock control register controls the operation of the RTC.

3.17.3.2 Second register (SECR) (6-bit register)

- 1) The second register initializes the second value of the RTC.
- 2) The register serves as the second counter when the RTC is active, in which case it accepts clocks from the clock calibration circuit and counts them up starting at the given initial value. The counter counts seconds from 0 to 59.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.3 Minute register (MINR) (6-bit register)

- 1) The minute register initializes the minute value of the RTC.
- 2) The register serves as the minute counter when the RTC is active, in which case it counts up on each occurrence of a carry from the second counter, starting at the given initial value. The counter counts minutes from 0 to 59.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.4 Hour register (HOURR) (5-bit register)

- 1) The hour register initializes the hour value of the RTC.
- 2) The register serves as the hour counter when the RTC is active, in which case it counts up on each occurrence of a carry from the minute counter, starting at the given initial value. The counter counts hours from 0 to 23.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.5 Day register low byte (DAYLR) (8-bit register)

- 1) The day register low byte initializes the day value (lower-order byte) of the RTC.
- 2) The register is connected to the day register high byte to form a 16-bit day counter when the RTC is active, in which case it counts up on each occurrence of a carry from the hour counter, starting at the given initial value. The counter counts days from 0 to 65535.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.6 Day register high byte (DAYHR) (8-bit register)

- 1) The day register high byte initializes the day value (higher-order byte) of the RTC.
- 2) The register is connected to the day register low byte to form a 16-bit day counter when the RTC is active, in which case it counts up on each occurrence of a carry from the hour counter, starting at the given initial value. The counter counts days from 0 to 65535.
- All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.7 Day register (DAYR) (5-bit register)

- 1) The day register initializes the day value of the RTC.
- 2) The register serves as the day counter when the RTC is active, in which case it counts up on each occurrence of a carry from the hour counter, starting at the given initial value. The counter counts days from 1 to 28, 29, 30, or 31 according to the value of MONR, YEARR, or CENR.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.8 Month register (MONR) (4-bit register)

- 1) The month register initializes the month value of the RTC.
- 2) The register serves as the month counter when the RTC is active, in which case it counts up on each occurrence of a carry from the day counter, starting at the given initial value. The counter counts months from 1 to 12.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.9 Year register (YEARR) (7-bit register)

- 1) The year register initializes the year value of the RTC.
- 2) The register serves as the year counter when the RTC is active, in which case it counts up on each occurrence of a carry from the month counter, starting at the given initial value. The counter counts years from 0 to 99.
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.10 Century register (CENR) (3-bit register)

- 1) The century register initializes the century value of the RTC.
- 2) The register serves as the century counter when the RTC is active, in which case it counts up on each occurrence of a carry from the year counter, starting at the given initial value. The counter counts centuries from 0 (2000) to 7 (2700).
- 3) All bits of this register are cleared when the counter state is switched from running to stopped.

3.17.3.11 RTC count clock calibration register (RTCCLB) (8-bit register)

- 1) The RTC count clock calibration register holds the calibration data for the count clock.
- 2) The value set in the low-order 7 bits of RTCCLB register is added to or subtracted from base-timer-count twice every one minute and the resulted overflow signal is used for the RTC count clock to slow-down or speed-up the SECR counter.




Figure 3.17.1 RTC Block Diagram

3.17.4 Related Registers

3.17.4.1 RTC control register (RTCCNT)

1) The RTC control register is an 8-bit register that controls the operation of the RTC.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBA	0000 0000	R/W	RTCCNT	RTCRUN	RTCRRD	RTCIF	RTCIE	RTCIS1	RTCIS0	FIX0	FIX0

RTCRUN (bit 7): RTC operation flag

- 1) When the bit is set to 0, the RTC is active.
- 2) When the bit is set to 0, the RTC stops its operation.

RTCRRD (bit 6): Reread flag

- 1) This bit is set to 1 when there is a change in the RTC counter value.
- 2) This bit must be cleared to 0 whenever time is read. When this bit is read out as "0" after the registers indicating century, year, month, day, hour, minute, and second data are read sequentially, it indicates that the read time data is valid.
- 3) This bit must be cleared with an instruction.

RTCIF (bit 5): RTC interrupt flag

- 1) This bit is set at the interrupt period defined by RTCIS1 and RTCIS0.
- 2) This flag bit must be cleared with an instruction.

RTCIE (bit 4): RTC interrupt request enable control

When this bit and RTCIF are set to 1, a X'tal HOLD mode release signal and an interrupt request to vector address 001BH are generated.

RTCIS1 (bit 3): RTC interrupt period control

RTCIS0 (bit 2): RTC interrupt period control

RTCIS1	RTCIS0	RTC Interrupt Period
0	0	Every second counter increment
0	1	Every minute counter increment
1	0	Every hour counter increment
1	1	Every day counter increment

FIX0 (bits 1, 0): Test bits

1) Bits 1 and 0 must always be set to 0. The RTC will not function normally if these bits are set to 1.

3.17.4.2 Second register (SECR)

- 1) When the RTC is inactive: This register is used to initialize the 6-bit second counter. The legitimate values are 0 to 3BH.
- 2) When the RTC is active: The register is used to read out the value of the 6-bit second counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 00H represents 0 second and 3BH represents 59 seconds.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBB	HH00 0000	R/W	SECR	-	-	SECR5	SECR4	SECR3	SECR2	SECR1	SECR0

3.17.4.3 Minute register (MINR)

- 1) When the RTC is inactive: This register is used to initialize the 6-bit minute counter. The legitimate values are 0 to 3BH.
- 2) When the RTC is active: The register is used to read out the value of the 6-bit minute counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 00H represents 0 minute and 3BH represents 59 minutes.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBC	HH00 0000	R/W	MINR	-	-	MINR5	MINR4	MINR3	MINR2	MINR1	MINR0

3.17.4.4 Hour register (HOURR)

- 1) When the RTC is inactive: This register is used to initialize the 5-bit hour counter. The legitimate values are 0 to 17H.
- 2) When the RTC is active: The register is used to read out the value of the 5-bit hour counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 00H represents 0 hour and 17H represents 23 hours.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBD	HHH0 0000	R/W	HOURR	-	-	-	HOURR4	HOURR3	HOURR2	HOURR1	HOURR0

3.17.4.5 Day register low byte (DAYLR)

- 1) When the RTC is inactive: This register is used to initialize the lower-order 8 bits of the 16-bit day counter. The legitimate values are 0 to FFH.
- 2) When the RTC is active: The register is used to read out the value of the lower-order 8 bits of the 16-bit day counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The combined value 0000H of this register and DAYHR represents the first day and FFFFH represents the 65536th day.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBE	0000 0000	R/W	DAYLR	DAYLR7	DAYLR6	DAYLR5	DAYLR4	DAYLR3	DAYLR2	DAYLR1	DAYLR0

3.17.4.6 Day register high byte (DAYHR)

- 1) When the RTC is inactive: This register is used to initialize the higher-order 8 bits of the 16-bit day counter. The legitimate values are 0 to FFH.
- 2) When the RTC is active: The register is used to read out the value of the higher-order 8 bits of the 16-bit day counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The combined value 0000H of this register and DAYLR represents the first day and FFFFH represents the 65536th day.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEBF	0000 0000	R/W	DAYHR	DAYHR7	DAYHR6	DAYHR5	DAYHR4	DAYHR3	DAYHR2	DAYHR1	DAYHR0

3.17.4.7 Day register (DAYR)

- 1) When the RTC is inactive: This register is used to initialize the 5-bit day counter. The legitimate values are 0 to 1FH.
- 2) When the RTC is active: The register is used to read out the value of the 5-bit day counter.
- 3) The DAYR is reset to the initial values when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 01H represents the first day and the register values 1C, 1D, 1E and 1F represent 28th, 29th, 30th, and 31st days, respectively.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEC0	HHH0 0001	R/W	DAYR	-	-	-	DAYR4	DAYR3	DAYR2	DAYR1	DAYR0

Table 3.17.1 Relationship between the Month and Day Registers

Month	Day Register Count Value			
Jan., March, May, July, Aug., Oct., Dec.	01H to 01FH (1 to 31)			
April, June, Sept., Nov.	01H to 01EH (1 to 30)			
Feb. (leap year)	01H to 01DH (1 to 29)			
Feb. (regular year)	01H to 01CH (1 to 28)			

^{*} A leap year basically occurs once every four years. Years that are divisible by 100 are not leap years and years that are divisible by 400 are leap years.

3.17.4.8 Month register (MONR)

- 1) When the RTC is inactive: This register is used to initialize the 4-bit month counter. The legitimate values are 0 to CH.
- 2) When the RTC is active: The register is used to read out the value of the 4-bit month counter.
- 3) The MONR is reset to the initial values when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 01H represents January and CH represents December.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEC1	HHHH 0001	R/W	MONR	-	-	-	-	MONR3	MONR2	MONR1	MONR0

3.17.4.9 Year register (YEARR)

- 1) When the RTC is inactive: This register is used to initialize the 7-bit year counter. The legitimate values are 0 to 63H.
- 2) When the RTC is active: The register is used to read out the value of the 7-bit year counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 0000H represents the 0th year and 63H represents 99th year.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEC2	H000 0000	R/W	YEARR	1	YEARR6	YEARR5	YEARR4	YEARR3	YEARR2	YEARR1	YEARR0

3.17.4.10 Century register (CENR)

- 1) When the RTC is inactive: This register is used to initialize the 3-bit century counter. The legitimate values are 0 to 3H.
- 2) When the RTC is active: The register is used to read out the value of the 3-bit century counter.
- 3) All bits are cleared when the RTC operating state is switched from running (RTCRUN=1) to stopped (RTCRUN=0).
- 4) The register value 00H represents the year 2000 and 07H represents the year 2700.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEC3	НННН Н000	R/W	CENR	-	-	-	-	-	CENR2	CENR1	CENR0

Table 3.17.2 Century Register Representation, Regular Years and Leap Years

CENR2	CENR1	CENR0	Year	Leap Year
0	0	0	2000	0
0	0	1	2100	×
0	1	0	2200	×
0	1	1	2300	×
1	0	0	2400	0
1	0	1	2500	×
1	1	0	2600	×
1	1	1	2700	×

3.17.4.11 RTC count clock calibration register (RTCCLB)

 The RTC count clock calibration register is an 8-bit register that calibrates the RTC count clock values.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEC4	0000 0000	R/W	RTCCLB	RTCFAST	RTCCLB6	RTCCLB5	RTCCLB4	RTCCLB3	RTCCLB2	RTCCLB1	RTCCLB0

RTCFAST (bit 7): Plus/minus calibration select bit

- 1) When this bit is set to 1, the RTC count clock is calibrated in the negative direction, as the result of which the RTC counter is advanced.
- 2) When this bit is set to 0, the RTC count clock is calibrated in the positive direction, as the result of which the RTC counter is slowed.

RTCCLB (bits 6 to 0): Count clock calibration value store register

- 1) The value set in these 7 bits is used as the absolute value of the RTC count clock.
- 2) The table below shows the relationship between the register set values and the actual calibration values.

Table 3.17.3 Register Settings and Calibration Values

RTCCLB[6:0]	Calibration Value (in ppm)
00H	No calibration
01H	1.017
02H	2.035
03H	3.052
04H	4.069
05H	5.086
7FH	129.2

3) The calibration value (in ppm) can be obtained using the following formula:

Calibration value (in ppm) = ((($N_{min} \pm (RTCCLB \times 2)) / N_{min}$) – 1) × 10⁶ where N_{min} = 1966080 counts/minute (Count value equivalent to 1 minute measured with the ordinary base timer)

3.17.5 RTC Operations

3.17.5.1 RTC initialization

All register bits of the RTC are cleared to 0 (those of DAYR and MONR are initialized to 01H) on a reset time.

All of these bits are also cleared to 0 (those of DAYR and MONR are initialized to 01H) when the active counter is stopped.

3.17.5.2 Cautions to be observed when setting up the RTC registers

Be sure to clear the RTC operation flag (RTCRUN) and stop the RTC before setting any of the SECR, MINR, HOURR, DAYLR, DAYHR, DAYR, MONR, YEARR, and CENR registers.

These registers cannot be set correctly if they are set while the RTC is running.

3.17.5.3 Reading from the RTC

Use the following procedures when reading data from the RTC to prevent erroneous readout:

- OProcedure 1
 - Read each of the SECR, MINR, HOURR, (DAYLR, DAYHR if necessary), DAYR, MONR, YEARR, and CENR registers 2 times consecutively and use the read data if the register data that is read the first time matches the register data that is read the second time.
- OProcedure 2
 - Clear RTCRRD (RTCCNT, bit 6) and read the SECR, MINR, HOURR, (DAYLR, DAYHR if necessary), DAYR, MONR, YEARR, and CENR registers sequentially. Then read the RTCRRD bit and use the read data if the bit remains cleared.

3.17.5.4 Measuring the crystal oscillator frequency and setting up the RTCCLB register

The procedures for measuring the deviations of the crystal oscillator frequency and setting up the RTCCLB register are listed below:

- 1) Generate a 2 kHz buzzer. See the chapter on the base timer for details.
- 2) Measure the exact frequency of the buzzer output.
- 3) If the measured frequency is found to be 1.999994 kHz, the deviation of the crystal oscillator frequency is -0.000006 kHz. The minus sign indicates that the frequency is slower than 2 kHz. Consequently, the absolute value of the frequency deviation is (0.000006[kHz] / 2[kHz]) × 10⁶=3.00 ppm. To calibrate the 3.00 ppm deviation according to the above calibration table, it is necessary to set RTCCLB[6:0] to 03H. Since the frequency is lower than the desired 2 kHz, it is also necessary to set the RTCFAST bit to 1 and advance the RTC count clock. Ultimately, the RTCCLB needs to be loaded with 83H.

<u>RTC</u>

3.17.5.5 RTC HALT mode operation

1) The RTC is active in HALT mode.

3.17.5.6 RTC X'tal HOLD mode operation

1) The RTC is active in X'tal HOLD mode.

3.18 Serial Interface 0 (SIO0)

3.18.1 Overview

The serial interface 0 (SIO0) incorporated in this series of microcontrollers has the following four functions:

- 1) Synchronous 8-bit serial I/O (2- or 3-wire system, transfer clock of $\frac{4}{3}$ to $\frac{512}{3}$ Tcyc)
- 2) Continuous data transmission/reception (transfer of data whose length varies between 1 and 256 bits in bit units, transfer clock of $\frac{4}{3}$ to $\frac{512}{3}$ Tcyc)
- 3) Bi-phase modulation (Manchester, Bi-phase-Space) data transmission
- 4) Releasing HOLD mode with the reception of 8-bit serial data

3.18.2 Functions

- 1) Synchronous 8-bit serial I/O
 - Performs 2- or 3-wire synchronous serial communication. The clock may be an internal or external clock.
 - The period of the internal clock is programmable within the range of $(n+1) \times \frac{2}{3}$ Tcyc (n = 1 to 255; Note: n = 0 is inhibited).
- 2) Continuous data transmission and reception
 - Transmits and receives bit streams whose length is variable in 1-bit units between 1 and 256 bits. Transfer is carried out in the clock synchronization mode. Either internal or external clock can be used. It allows suspension and resumption of data transfer in byte units.
 - The period of the internal clock is programmable within the range of $(n+1) \times \frac{2}{3}$ Tcyc (n=1 to 255; Note: n=0 is inhibited).
 - 1 to 256 bits of send data is automatically transferred from RAM to the data shift register (SBUF0) and receive data is automatically transferred from the data shift register (SBUF0) to RAM.
- 3) Bi-phase modulation mode data transmission
 - Data can be transmitted using either Manchester or Bi-phase-Space mode bi-phase modulation.
 - The transfer rate is programmable within the range of $(n+1) \times \frac{2}{3}$ Tcyc (n = 1 to 255; Note: n = 0 is inhibited).
 - 1 to 256 bits of variable-length data is transmitted.
- 4) Releasing HOLD mode with the reception of 8-bit serial data

The microcontroller exits HOLD mode when the 8-bit serial data is received.

5) Interrupt generation

An interrupt request is generated at the end of communication when the interrupt request enable bit is set.

- 6) To control serial interface 0 (SIO0), it is necessary to manipulate the following special function registers.
 - · SCON0, SBUF0, SBR0, SCTR0, SWCON0
 - · SRBUF0, SRCON0
 - P1, P1DDR, P1FCR

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE30	0000 0000	R/W	SCON0	SI0BNK	SIOWRT	SI0RUN	SI0CTR	SI0DIR	SI0OVR	SI0END	SIOIE
FE31	0000 0000	R/W	SBUF0	SBUF07	SBUF06	SBUF05	SBUF04	SBUF03	SBUF02	SBUF01	SBUF00
FE32	0000 0000	R/W	SBR0	SBRG07	SBRG06	SBRG05	SBRG04	SBRG03	SBRG02	SBRG01	SBRG00
FE33	0000 0000	R/W	SCTR0	SCTR07	SCTR06	SCTR05	SCTR04	SCTR03	SCTR02	SCTR01	SCTR00
FE37	0000 0000	R/W	SWCON0	SOWSTP	SI0MC1	SI0MC0	S0XBYT4	S0XBYT3	S0XBYT2	S0XBYT1	S0XBYT0
FEDD	0000 0000	R/W	SRBUF	SRBUF7	SRBUF6	SRBUF5	SRBUF4	SRBUF3	SRBUF2	SRBUF1	SRBUF0
FEDF	0000 0000	R/W	SRCON0	FIX0	FIX0	SREXEC	SRDTEN	SR0DIR	SR0OVR	SR0END	SR0IE

3.18.3 Circuit Configuration

3.18.3.1 SIO0 control register (SCON0) (8-bit register)

1) The SIO0 control register controls the operation and interrupts of SIO0.

3.18.3.2 SIO0 data shift register (SBUF0) (8-bit register)

 The SIO0 data shift register is an 8-bit register that performs data input and output operation at the same time.

3.18.3.3 SIO0 baudrate generator register (SBR0) (8-bit reload counter)

- 1) The SIO0 baudrate generator register is an 8-bit register that defines the transfer rate for SIO0 serial transfer.
- 2) It can generate a clock with a period of $(n+1) \times \frac{2}{3}$ Tcyc (n = 1 to 255; Note: n = 0 is inhibited).

3.18.3.4 Continuous data bit register (SCTR0) (8-bit register)

1) The continuous data bit register controls the bit length of data to be transmitted or received in the continuous data transmission/reception mode.

3.18.3.5 Continuous data transfer control register (SWCON0) (8-bit register)

- 1) The continuous data transfer control register controls the suspension and resumption of serial transfer in byte units in the continuous data transmission/reception mode.
- 2) It allows the application program to read the number of bytes transferred in the continuous data transmission/reception mode.
- 3) The register is also used to select the bi-phase modulation data transmission mode.

3.18.3.6 HOLD mode release shift register (SRBUF) (8-bit register)

1) HOLD mode release shift register is an 8-bit shift register used to store HOLD mode release data.

3.18.3.7 SIO0 HOLD mode release control register (SRCON0) (8-bit register)

1) The SIO0 HOLD mode release control register is an 8-bit register used to control the SIO0 HOLD mode release and interrupt.




Figure 3.18.1 SIO0 Synchronous 8-bit Serial I/O Block Diagram (SI0CTR = 0)




Figure 3.18.2 SIO0 Continuous Data Transmission/Reception Mode Block Diagram (SI0CTR = 1)




Figure 3.18.3 SIO0 Bi-phase Modulation Data Transmission Mode Block Diagram




Figure 3.18.4 Releasing SIO0 HOLD Mode Block Diagram

3.18.4 Related Registers

3.18.4.1 SIO0 control register (SCON0)

1) The SIO0 control register is an 8-bit register that controls the operation and interrupts of SIO0.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE30	0000 0000	R/W	SCON0	SI0BNK	SI0WRT	SI0RUN	SI0CTR	SI0DIR	SI0OVR	SI0END	SIOIE

SI0BNK (bit 7): Transfer RAM address control in continuous data transmission/reception mode

- 1) When this bit is set to 1, transfer of continuous transmission/reception data is carried out between RAM addresses (01E0[H] to 01FF[H]) and SBUF0.
- 2) When this bit is set to 0, transfer of continuous transmission/reception data is carried out between RAM addresses (01C0[H] to 01DF[H]) and SBUF0.

SIOWRT (bit 6): RAM write control in continuous data transmission/reception mode

- 1) When this bit is set to 1, the contents of data RAM and SBUF0 are automatically exchanged during continuous data transmission/reception.
- 2) When this bit is set to 0, the contents of data RAM are automatically transferred to SBUF0 during continuous data transmission/reception, but the contents of data RAM remain unchanged.

SIORUN (bit 5): SIO0 operation flag

- 1) A 1 in this bit indicates that the SIO0 is running.
- 2) This bit must be set with an instruction.
- 3) This bit is automatically cleared at the end of serial transfer (on the rising edge of the last transfer clock).

SIOCTR (bit 4): SIO0 continuous data transmission/reception/synchronous 8-bit control

- 1) A 1 in this bit places SIO0 into the continuous data transmission/reception mode.
- 2) A 0 in this bit places SIO0 into the synchronous 8-bit mode.
- 3) This bit is automatically cleared at the end of serial transfer (on the rising edge of the last transfer clock).

SIODIR (bit 3): MSB/LSB first select

- 1) A 1 in this bit places SIO0 into the MSB first mode.
- 2) A 0 in this bit places SIO0 into the LSB first mode.

SI0OVR (bit 2): SIO0 overrun flag

- 1) This bit is set when a falling edge of the input clock is detected with SIORUN=0.
- 2) This bit is set when a falling edge of the input clock is detected during internal data communication between SBUF0 and RAM with each 8-bit transfer in the continuous data transmission/reception mode.
- 3) Read this bit at the end of the communication and judge if the communication has been performed normally.
- 4) This bit must be cleared with an instruction.

SI0END (bit 1): Serial transfer end flag

- 1) This bit is set at the end of serial transfer (on the rising edge of the last transfer clock).
- 2) This bit must be cleared with an instruction.

SI0IE (bit 0): SI00 interrupt request enable control

1) When this bit and SI0END are set to 1, an interrupt request to vector address 0033H is generated.

3.18.4.2 SIO0 data shift register (SBUF0)

- 1) The SIO0 data shift register is an 8-bit shift register used for SIO0 serial transfer.
- 2) Data to be transmitted/received is written to and read from this shift register directly.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE31	0000 0000	R/W	SBUF0	SBUF07	SBUF06	SBUF05	SBUF04	SBUF03	SBUF02	SBUF01	SBUF00

3.18.4.3 Baudrate generator register (SBR0)

- 1) The baudrate generator register is an 8-bit register that defines the transfer rate of SIO0 serial transfer.
- 2) The transfer rate is computed as follows;

 $TSBR0 = (SBR0 \text{ value} + 1) \times \frac{2}{3} Tcyc$

The SBR0 value takes a value from 1 to 255. The legitimate value range of TSBR0 is from $\frac{4}{3}$ to $\frac{512}{3}$ Tcyc.

* The SBR0 value of 00[H] is inhibited.

Addres	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE32	0000 0000	R/W	SBR0	SBRG07	SBRG06	SBRG05	SBRG04	SBRG03	SBRG02	SBRG01	SBRG00

3.18.4.4 Continuous data bit register (SCTR0)

- 1) The continuous data bit register defines the bit length of serial data to be transmitted/received through SIO0 in the continuous data transmission/reception mode.
- 2) The valid value range is from 00[H] to FF[H].
- 3) When continuous data transmission/reception is started with this register set to 00[H], 1 bit of data transmission/reception is carried out after the contents of data RAM is transferred to SBUF0 (after the contents of RAM and SBUF0 are exchanged when SI0WRT = 1) (Number of bits transferred = SCTR0 value + 1).

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE33	0000 0000	R/W	SCTR0	SCTR07	SCTR06	SCTR05	SCTR04	SCTR03	SCTR02	SCTR01	SCTR00

3.18.4.5 Continuous data transfer control register (SWCON0)

- 1) The continuous data transfer control register is used to suspend or resume the operation of SIO0 in byte units in the continuous data transmission/reception mode and to read the number of transferred bytes.
- 2) The register is also used to select the bi-phase modulation data transmission mode. (Bits 4 to 0 are read only.)

	Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Ī	FE37	0000 0000	R/W	SWCON0	SOWSTP	SI0MC1	SI0MC0	S0XBYT4	S0XBYT3	S0XBYT2	S0XBYT1	S0XBYT0

S0WSTP (bit 7): Transfer suspension control flag

When this bit is set to 1, SIO0 stops operation after completing the transmission of 1 byte data in the continuous transfer mode (1 byte of serial data separated at the beginning of serial transfer). Serial transfer resumes when this bit is subsequently set to 0.

SIOMC1 (bit 6): Bi-phase modulation mode select

SI0MC0 (bit 5): Bi-phase modulation mode select

These bits are used to select the bi-phase modulation data transmission mode.

SI0MC1	SI0MC0	Bi-phase Modulation Mode
0	0	Normal (NRZ)
0	1	Manchester <1>
1	0	Bi-phase-Space
1	1	Manchester <2>

^{*}Manchester <1>: First half slot to last half slot data transition present in the last bit.

^{*}Manchester <2> : No first half slot to last half slot data transition present in the last bit




Figure 3.18.5 Example of Bi-phase Modulation Mode Data Transmission

S0XBYT4 to S0XBYT0 (bits 4 to 0):

These bits, when read in the continuous transfer mode, indicate the number of bytes that have been transferred.

3.18.4.6 SIO0 HOLD mode release shift register (SRBUF)

- 1) This is an 8-bit shift register used to transfer SIO0 HOLD mode release data.
- 2) Serial data can be written into and read from this shift register directly.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEDD	0000 0000	R/W	SRBUF	SRBUF7	SRBUF6	SRBUF5	SRBUF4	SRBUF3	SRBUF2	SRBUF1	SRBUF0

3.18.4.7 SIO0 HOLD mode release control register (SRCON0)

1) This is an 8-bit register used to control the operation and interrupts of SIO0.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEDF	0000 0000	R/W	SRCON0	FIX0	FIX0	SREXEC	SRDTEN	SR0DIR	SR0OVR	SR0END	SR0IE

FIX0 (bits 7, 6): Test flags

1) These bits must always be set to 0.

SREXEC (bit 5): HOLD mode release mode flag

- 1) The microcontroller switches into SIO0 HOLD mode release mode if it enters HOLD mode when this bit is set to 1.
- 2) The microcontroller does not switch into SIO0 HOLD mode release mode if it enters HOLD mode when this bit is set to 0.
- 3) This bit must be cleared with an instruction.

SRDTEN (bit 4): HOLD mode release data enable flag

Writing a 1 to this bit allows the SRBUF to receive serial data.

Writing a 0 to this bit does not allow the SRBUF to receive serial data.

SR0DIR (bit 3): MSB/LSB first select

- 1) A 1 in this bit places Hold mode release data into the MSB first mode.
- 2) A 0 in this bit places Hold mode release data into the LSB first mode.

SR0OVR (bit 2): SIO0 HOLD mode release overrun flag

- 1) This flag is set when more than 9 bits of serial data are received while SREXEC=1.
- 2) This bit must be cleared with an instruction.

SR0END (bit 1): SIO0 HOLD mode release end flag

- 1) This bit is set when 8-bit HOLD mode release data reception ends.
- 2) This bit must be cleared with an instruction.

SR0IE (bit 0): SIO0 HOLD mode release interrupt request enable control

- 1) When this bit and SROOVR are set to 1, an interrupt request to vector address 0043H is generated.
- 2) When this bit and SR0END are set to 1, an interrupt request to vector address 0043H is generated.

3.18.4.8 RAM used in the continuous data transmission/reception mode

SIO0 can continuously transmit and receive 1 to 256 bits of serial data in the continuous data transmission/reception mode, using the RAM area from 01C0[H] to 01FF[H].

- 1) The RAM area ranging from addresses 01C0[H] to 01DF[H] is used when SI0BNK=0.
- 2) The RAM area ranging from addresses 01E0[H] to 01FF[H] is used when SI0BNK=1.
- 3) In the continuous data transmission/reception mode, data transmission/reception is started after the operation flag is set and RAM data at the lowest address is transferred to SBUF0 (after the contents of RAM and SBUF0 are exchanged when SI0WRT=1). After 8 bits of data is transmitted and received, the RAM data from the next RAM address is transferred to SBUF0 (the contents of RAM and SBUF0 are exchanged when SI0WRT=1) and data transmission/reception processing is continued. The last 8 bits or less of received data are left in SBUF0 and not exchanged with data in RAM. If the number of transmit/receive data bits to be transferred is set to 8 bits or less, after the operation flag is set and RAM data is transferred to SBUF0 (after the contents of RAM and SBUF0 are exchanged when SI0WRT=1), data transmission and reception are carried out. Any data received after the transmission/reception processing terminated is left in SBUF0 and not exchanged with data in RAM.

3.18.5 SIO0 Communication Examples

3.18.5.1 Synchronous 8-bit mode

- 1) Setting the clock
 - Set up SBR0 when using the internal clock.
- 2) Setting the mode
 - · Set as follows:

SIOCTR = 0, SIODIR = ?, SIOIE = 1

3) Setting up the ports

	Clock Port (P12)
Internal clock	Output
External clock	Input

	Data output Port (P10)	Data I/O Port (P11)
Data transmission only	Output	-
Data reception only	_	Input
Data transmission/reception (3-wire)	Output	Input
Data transmission/reception (2-wire)	_	N-channel open drain output

- 4) Setting up output data
 - Write the output data into SBUF0 in the data transmission or data transmission/reception mode.
- 5) Starting the SIO0 operation
 - Set SIORUN.
- 6) Reading data (after an interrupt)
 - Read SBUF0. (SBUF0 has been loaded with serial data from the data I/O port even in the transmission mode)
 - · Clear SI0END.
 - Return to step 4) when continuing the communication.

3.18.5.2 Continuous data transmission/reception mode

- 1) Setting the clock
 - Set up SBR0 when using the internal clock.
- 2) Setting the mode
 - Set as follows:

SIOBNK = ?, SIOWRT = 1, SIODIR = ?, SIOIE = 1

3) Setting up the ports

	Clock Port (P12)
Internal clock	Output
External clock	Input

	Data output Port (P10)	Data I/O Port (P11)
Data transmission only	Output	-
Data reception only	_	Input
Data transmission/reception (3-wire)	Output	Input
Data transmission/reception (2-wire)	_	N-channel open drain output

- 4) Setting up the continuous data bit register
 - Specify the number of bits to be continuously transmitted or received.
- 5) Setting up output data
 - Write the output data of the specified bit length to data RAM at the specified address in the data transmission or data transmission/reception mode.

RAM addresses (01C0[H] to 01DF[H]) when SI0BNK = 0

RAM addresses (01E0[H] to 01FF[H]) when SI0BNK = 1

- Data transmission and reception processing is started after the operation flag is set and the contents of RAM and SBUF0 are exchanged. Consequently, there is no need to load data into SBUF0.
- 6) Starting the SIO0 operation
 - Set SI0CTR.
 - · Set SIORUN.
- * Suspending continuous data transfer in the middle of transfer processing
 - Set SOWSTP.
- ⇒ Resuming continuous data transfer
 - · Clear SOWSTP.
- * Checking the number of bytes transferred during continuous data transfer processing
 - Read S0XBYT4 to S0XBYT0.
- 7) Reading data (after an interrupt)
 - The received data is stored in data RAM at the specified address and SBUF0.

RAM address area (01C1[H] to 01DF[H]) when SI0BNK = 0

RAM address area (01E1[H] to 01FF[H]) when SI0BNK = 1

- The last 8 bits or less of received data are left in SBUF0 and not transferred to RAM.
- Clear SI0END.
- Return to step 5) when continuing the communication.

3.18.5.3 Bi-phase modulation mode data transmission

Example 1: 8-bit data mode (Manchester <1> modulation, LSB first, transmit data=C5[H])




Figure 3.18.6 Example of Manchester <1> Modulation Mode Data Transmission

- 1) Setting the clock
 - Set up SBR0.
- 2) Setting the mode
 - Set as follows:

$$SIOCTR = 0$$
, $SIODIR = 0$, $SIOIE = 1$
 $SIOMC1 = 0$, $SIOMC0 = 1$

- 3) Setting up the port
 - Configure the port from which data is to be transmitted (P10 or P11) for output.
- 4) Setting up output data
 - Load SBUF0 with output data (= C5[H]).
- 5) Starting operation
 - Set SIORUN.
- 6) Terminating operation (after an interrupt)
 - · Clear SI0END.
 - Return to step 4) when continuing the communication.

Example 2: Continuous data transmission mode (Bi-phase-Space modulation, MSB first, 16-bit transmission, transmit data = 3A[H], 96[H])




Figure 3.18.7 Example of Bi-phase-Space Modulation Mode Data Transmission

- 1) Setting the clock
 - · Set up SBR0.
- 2) Setting up the mode
 - · Set as follows:

```
SI0BNK = ?, SI0DIR = 1, SI0IE = 1
SI0MC1 = 1, SI0MC0 = 0
```

- 3) Setting up the port
 - Configure the port from which data is to be transmitted (P10 or P11) for output.
- 4) Setting up the continuous data bit register
 - Set the number of bits to be continuously transmitted or received (SCTR0 = 0F[H]).
- 5) Setting up output data
 - Write the output data of the specified bit length (3A[H], 96[H]) to data RAM at the specified address.
 - Data transmission is started after the operation flag is set and the contents of RAM and SBUF0 are exchanged. Consequently, there is no need to load data to SBUF0.
- 6) Starting operation
 - · Set SI0CTR.
 - Set SIORUN.
- 7) Terminating operation (after an interrupt)
 - · Clear SI0END.
 - Return to step 5) when continuing the communication.
- * There is the period (tSCKHA) during which the transfer period gets longer each time 8-bit data transfer ends. For details, see the data sheet, under the following title:
 - SIO0 Serial I/O Characteristics Serial Clock Output Clock High-level Pulse Width

Example 3: Continuous data transmission mode (Manchester <2> modulation, MSB first, 16-bit transmission, transmit data = 3A[H], 96[H])




Figure 3.18.8 Example of Manchester <2> Modulation Mode Data Transmission

- 1) Setting the clock
 - · Set up SBR0.
- 2) Setting up the mode
 - Set as follows:

```
SI0BNK = ?, SI0DIR = 1, SI0IE = 1
SI0MC1 = 1, SI0MC0 = 0
```

- 3) Setting up the port
 - Configure the port from which data is to be transmitted (P10 or P11) for output.
- 4) Setting up the continuous data bit register
 - Set the number of bits to be continuously transmitted or received (SCTR0 = 0F[H]).
- 5) Setting up output data
 - Write the output data of the specified bit length (3A[H], 96[H]) to data RAM at the specified address.
 - Data transmission is started after the operation flag is set and the contents of RAM and SBUF0 are exchanged. Consequently, there is no need to load data to SBUF0.
- 6) Starting operation
 - · Set SI0CTR.
 - Set SIORUN.
- 7) Terminating operation (after an interrupt)
 - · Clear SI0END.
 - Return to step 5) when continuing the communication.
- * There is the period (tSCKHA) during which the transfer period gets longer each time 8-bit data transfer ends. For details, see the data sheet, under the following title:
 - SIO0 Serial I/O Characteristics Serial Clock Output Clock High-level Pulse Width

3.18.6 SIO0 HALT Mode Operation

3.18.6.1 Synchronous 8-bit mode

- 1) SIO0 synchronous 8-bit mode processing is enabled in HALT mode.
- 2) HALT mode can be released by an interrupt that is generated during SIO0 synchronous 8-bit mode processing.

3.18.6.2 Continuous data transmission/reception mode

- While running in the continuous data transmission/reception mode, SIO0 suspends processing immediately before the contents of RAM and SBUF0 are exchanged when HALT mode is entered. After HALT mode is entered, SIO0 continues processing until immediately before the contents of first RAM address and SBUF0 are exchanged. After HALT mode is released, SIO0 resumes the suspended processing.
- 2) Since SIO0 processing is suspended by HALT mode, it is impossible to release HALT mode using a continuous data transmission/reception mode SIO0 interrupt.

3.19 Serial Interface 1 (SIO1)

3.19.1 Overview

The serial interface 1 (SIO1) incorporated in this series of microcontrollers provides the following four functions:

- 1) Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire system, transfer rate of 2 to 512 Tcyc)
- 2) Mode 1: Asynchronous serial (Half-duplex, 8 data bits, 1 stop bit, baudrate of 8 to 2048 Tcyc)
- 3) Mode 2: Bus-master (start bit, 8 data bits, transfer rate of 2 to 512 Tcyc)
- 4) Mode 3: Bus-slave (start detection, 8 data bits, stop detection)

3.19.2 Functions

- 1) Mode 0: Synchronous 8-bit serial I/O
 - Performs 2- or 3-wire synchronous serial communication. The clock may be an internal or external clock.
 - The period of the internal clock is programmable within the range of 2 to 512 Tcyc.
- 2) Mode 1: Asynchronous serial (UART)
 - Performs half-duplex, 8 data bits, 1 stop bit asynchronous serial communication.
 - The baudrate is programmable within the range of 8 to 2048 Tcyc.
- 3) Mode 2: Bus-master
 - · SIO1 is used as a bus master controller.
 - The start conditions are automatically generated but the stop conditions must be generated by manipulating ports.
 - Clock synchronization is used. Since it is possible to verify the transfer-time bus data at the
 end of transfer, this mode can be combined with mode 3 to provide support for multi-master
 configurations.
 - The period of the output clock is programmable within the range of 2 to 512 Tcyc.
- 4) Mode 3: Bus-slave
 - SIO1 is used as a slave device of the bus.
 - Start/stop condition detection processing is performed but the detection of an address match condition and the generation of an acknowledge require program intervention.
 - SIO1 can generate an interrupt after automatically placing the clock line at the low level on the falling edge of the eighth clock for recognition by a program.
- 5) Interrupt generation

An interrupt request is generated at the end of communication if the interrupt request enable flag is set.

- 6) To control serial interface 1 (SIO1), it is necessary to manipulate the following special function registers.
 - SCON1, SBUF1, SBR1
 - P1, P1DDR, P1FCR

Address	Initial Value	R/W	Name	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE34	0000 0000	R/W	SCON1	-	SI1M1	SI1M0	SI1RUN	SI1REC	SI1DIR	SI10VR	SI1END	SI1IE
FE35	00000 00000	R/W	SBUF1	SBUF18	SBUF17	SBUF16	SBUF15	SBUF14	SBUF13	SBUF12	SBUF11	SBUF10
FE36	0000 0000	R/W	SBR1	-	SBRG17	SBRG16	SBRG15	SBRG14	SBRG13	SBRG12	SBRG11	SBRG10

3.19.3 Circuit Configuration

3.19.3.1 SIO1 control register (SCON1) (8-bit register)

1) The SIO1 control register controls the operation and interrupts of SIO1.

3.19.3.2 SIO1 shift register (SIOSF1) (8-bit shift register)

- 1) This register is a shift register used to transfer and receive SIO1 data.
- 2) This register cannot be accessed with an instruction. It is accessed via SBUF1.

3.19.3.3 SIO1 data register (SBUF1) (9-bit register)

- 1) The lower-order 8 bits of SBUF1 are transferred to SIOSF1 at the beginning of data transfer.
- 2) At the end of data transfer, the contents of SIOSF1 are placed in the lower-order 8 bits of SBUF1. In modes 1, 2, and 3, since the 9th input data is placed in bit 8 of SBUF1, it is possible to check for a stop bit.

3.19.3.4 SIO1 baudrate generator (SBR1) (8-bit reload counter)

- 1) This is a reload counter for generating internal clocks.
- 2) The generator can generate clocks of 2 to 512 Tcyc in modes 0 and 2 and clocks of 8 to 2048 Tcyc in mode 1.

Table 3.19.1 SIO1 Operations and Operating Modes

		Synchrono	us (Mode 0)	UART (Mo	de 1)	Bus Master	(Mode 2)	Bus Slave (Mode 3)
		Transfer SI1REC=0	Receive SI1REC=1	Transfer SI1REC=0	Receive SI1REC=1	Transfer SI1REC=0	Receive SI1REC=1	Transfer SI1REC=0	Receive SI1REC=1
Start bit		None	None	Output (Low)	Input (Low)	See 1) and 2) below	Not required	Not required	See 2) below
Data outp	ut	8 (Shift data)	8 (All 1s)	8 (Shift data)	8 (All 1s)	8 (Shift data)	8 (All 1s)	8 (Shift data)	8 (All 1s)
Data inpu	t	8 (Input pin)	←	8 (Input pin)	←	8 (Input pin)	←	8 (Input pin)	←
Stop bit		None	←	Output (High)	Input (H/L)	Input (H/L)	Output (SBUF1,bit8)	Input (H/L)	Output (L)
Clock		8	←	9 (Internal)	←	9	←	Low output on falling edge of 8th clock	←
Operation	start	SIIRUN ↑	←	1) SIIRUN ↑ 2) Start bit detected	Start bit detected	1) No start bit on falling edge of SI1END when SI1RUN=1 2) With start bit on rising edge of SI1RUN when SI1RUN	1) on left side	1) on right side	1) Clock released on falling edge of SI1END when SI1RUN=1 2) Start bit detected when SI1RUN=0 and SI1END=0
Period		2 to 512 Teye	←	8 to 2048 Tcyc	←	2 to 512Tcyc	←	2 to 512Tcyc	←
SI1RUN (bit 5)	Set	Instruction	←	1) Instruction 2) Start bit detected	Start bit detected	Instruction	Already set	Already set	Start bit detected
	Clear	End of processing	←	End of stop bit	←	1) Stop condition detected 2) When arbitration lost (Note 1)	←	1) Stop condition detected 2) Ack=1 detected	←
SI1END (bit 1)	Set	End of processing	←	End of stop bit	←	1) Rising edge of 9th clock 2) Stop condition detected	←	1) Falling edge of 8th clock 2) Stop condition detected	←
	Clear	Instruction	←	Instruction	←	Instruction	←	Instruction	←

Note 1: If internal data output state="H" and data port state= "L" conditions are detected on the rising edges of the first to 8th clocks, the microcontroller recognizes a bus contention loss and clears SI1RUN (and also stops the generation of the clock at the same time).

Continued on next page)

Table 3.19.1 SIO1 Operations and Operating Modes (cont.)

		Synchrono		UART (Mo		Bus Master		Bus Slave (Mode 3)
		Transfer SI1REC=0	Receive SI1REC=1	Transfer SI1REC=0	Receive SI1REC=1	Transfer SI1REC=0	Receive SI1REC=1	Transfer SI1REC=0	Receive SI1REC=1
		1) Falling edge of clock detected when SI1RUN=0 2) SI1END set conditions met when SI1END=1	←	1) Falling edge of clock detected when SI1RUN=0 2) SI1END set conditions met when SI1END=1	Falling edge SI1END set conditions met when SI1END=1 SI1END set conditions met when SI1END=1 SI1END set conditions met when sinet		←	1) Falling edge of clock detected when SI1RUN=0 2) SI1END set conditions met when SI1END=1 3) Start bit detected	←
	Clear	Instruction	←	Instruction	←	Instruction	←	Instruction	←
Shifter da update	ta	SBUF1→ Shifter at beginning of operation	←	SBUF1→ Shifter at beginning of operation	←	SBUF1→ Shifter at beginning of operation	←	SBUF1→ Shifter at beginning of operation	←
Shifter→ SBUF1 (bits 0 to 7)		Rising edge of 8th clock	←	When 8-bit data transferred	When 8-bit data received	Rising edge of 8th clock	←	Rising edge of 8th clock	←
Automatic update of SBUF1, bit 8		None	←	Input data read in on stop bit	←	Input data read in on rising edge of 9th clock	←	Input data read in on rising edge of 9th clock	←




Figure 3.19.1 SIO1 Mode 0: Synchronous 8-bit Serial I/O Block Diagram (SI1M1=0, SI1M0=0)




Figure 3.19.2 SIO1 Mode 1: Asynchronous Serial [UART] Block Diagram (SI1M1=0, SI1M0=1)

3.19.4 SIO1 Communication Examples

3.19.4.1 Synchronous serial communication (mode 0)

- 1) Setting the clock
 - Set up SBR1 when using an internal clock.
- 2) Setting the mode
 - Set as follows:

SI1M0 = 0, SI1M1 = 0, SI1DIR, SI1IE = 1

3) Setting up the ports and SI1REC (bit 4)

	Clock Port P15
Internal clock	Output
External clock	Input

	Data Output Port P13	Data I/O Port P14	SI1REC
Data transmission only	Output	_	0
Data reception only	_	Input	1
Data transmission/reception (3-wire)	Output	Input	0
Data transmission/reception (2-wire)	-	N-channel open drain output	0

- 4) Setting up output data
 - Write output data into SBUF1 in the data transmission mode (SI1REC=0).
- 5) Starting operation operation
 - Set SI1RUN.
- 6) Reading data (after an interrupt)
 - Read SBUF1 (SBUF1 has been loaded with serial data from the data I/O port even in the transmission mode).
 - Clear SI1END and exit interrupt processing.
 - Return to step 4) when repeating processing.

3.19.4.2 Asynchronous serial communication (Mode 1)

- 1) Setting the baudrate
 - · Set up SBR1.
- 2) Setting the mode
 - · Set as follows:

SI1M0 = 1, SI1M1 = 0, SI1DIR, SI1IE = 1

3) Setting up the ports.

	Data Output Port P13	Data I/O Port P14
Data transmission/reception (2-wire)	Output	Input
Data transmission/reception (1-wire)	_	N-channel open drain output

- 4) Starting transmission
 - Set SI1REC to 0 and write output data into SBUF1.
 - Set SI1RUN.

Note: Use the SIO1 data I/O port(P14) when using the SIO1 transmission only in mode 1.

In mode 1, transmission is automatically started when a falling edge of receive data is detected. While mode 1 is on, the falling edge of data is always detected at the data I/O port (P14). Consequently, if the transmit port is assigned to the data output port (P13), it is likely that data transmissions are started unexpectedly according to the changes in the state of P14.

- 5) Starting receive operation
 - Set SI1REC to 1. (Once SI1REC is set to 1, do not attempt to write data to the SCON1 register until the SI1END flag is set.)
 - · Detect the falling edge of receive data.
- 6) Reading data (after an interrupt)
 - Read SBUF1. (SBUF1 has been loaded with serial data read from the data I/O port even
 in the transmission mode. When SBUF1 is read in, the data about the position of the stop
 bit is read into bit 1 of the PSW.)
 - Clear SI1END and exit interrupt processing.
 - Return to step 4) when repeating processing.

Note: Make sure that the following conditions are met when performing continuous reception processing with SIO1 in mode 1 (UART):

- The number of stop bits is set to 2 or greater.
- Clearing of SIIEND during interrupt processing terminates before the next start bit arrives.

3.19.4.3 Bus-master mode (mode 2)

- 1) Setting the clock
 - Set up SBR1.
- 2) Setting the mode.
 - · Set as follows:

SI1M0=0, SI1M1=1, SI1DIR, SI1IE=1, SI1REC=0

- 3) Setting up the ports
 - Designate the clock and data ports as N-channel open drain output ports.
- 4) Starting communication (sending an address)
 - Load SBUF1 with address data.
 - Set SI1RUN (transfer a start bit + SBUF1 (8 bits) + stop bit (H)).
- 5) Checking address data (after an interrupt)
 - Read SBUF1. (SBUF1 has been loaded with serial data from the data I/O port even in the transmission mode. When SBUF1 is read in, the data about the position of the stop bit is read into bit 1 of the PSW.)
 - Check for an acknowledge by reading bit 1 of the PSW.
 - If a condition for losing the bus contention occurs (see Note 1 in Table 3.19.1), no interrupt will be generated as SI1RUN is cleared in that case. If there is a possibility of a condition for losing the bus contention such as the presence of a separate master mode device, find out such condition by, for example, performing timeout processing using a timer module.
- 6) Sending data
 - Load SBUF1 with output data.
 - Clear SI1END and exit interrupt processing (transfer SBUF1 (8 bits) + stop bit (H)).

- 7) Checking sent data (after an interrupt)
 - Read SBUF1. (SBUF1 has been loaded with serial data from the data I/O port even in the transmission mode. When SBUF1 is read in, the data about the position of the stop bit is read into bit 1 of the PSW.)
 - Check for an acknowledge by reading bit 1 of the PSW.
 - If a condition for losing the bus contention occurs (see Note 1 in Table 3.19.1), no
 interrupt will be generated as SI1RUN is cleared in that case. If there is a possibility of
 a condition for losing the bus contention such as the presence of a separate master mode
 device, find out such condition by, for example, performing timeout processing using a
 timer module.
 - Return to step 6) when continuing data transmission.
 - Go to step 10) to terminate communication.
- 8) Receiving data
 - Set SI1REC to 1.
 - Clear SI1END and exit interrupt processing (receive (8 bits) + SBUF1 bit 8 (acknowledge) output).
- 9) Reading received data (after an interrupt)
 - · Read SBUF1.
 - Return to step 8) to continue reception of data.
 - Go to * in step 10) to terminate processing. At this moment, SBUF1 bit 8 data has already been presented as acknowledge data and the clock for the master side has been released.
- 10) Terminating communication
 - Manipulate the clock output port (P15FCR=0, P15DDR=1, P15=0) and set the clock output to 0.
 - Manipulate the data output port (P14FCR=0, P14DDR=1, P14=0) and set the data output to 0.
 - Restore the clock output port into the original state (P15FCR=1, P15DDR=1, P15=0) and release the clock output.
 - * Wait for all slaves to release the clock and the clock to be set to 1.
 - Allow for a data setup time, then manipulate the data output port (P14FCR=0, P14DDR=1, P14=1) and set the data output to 1. In this case, the SIO1 overrun flag SI1OVR (SCON1:FE34, bit 2) is set but this will exert no influence on the operation of SIO1.
 - Restore the data output port into the original state (set P14FCR to 1, then P14DDR to 1 and P14 to 0).
 - Clear SI1END and SI1OVR, then exit interrupt processing.
 - Return to step 4) to repeat processing.

3.19.4.4 Bus-slave mode (mode 3)

- 1) Setting the clock
 - Set up SBR1 (to set the acknowledge data setup time).
- 2) Setting the mode
 - · Set as follows:

```
SI1M0 = 1, SI1M1 = 1, SI1DIR, SI1IE = 1, SI1REC = 0
```

- 3) Setting up ports
 - Designate the clock and data ports as N-channel open drain output ports.
- 4) Starting communication (waiting for an address)
 - *1 Set SI1REC.
 - *2 SI1RUN is automatically set on detection of a start bit.
 - Perform receive processing (8 bits) and set the clock output to 0 on the falling edge of the 8th clock, which generates an interrupt.
- 5) Checking for address data (after an interrupt)
 - Detecting a start condition sets SI1OVR. Check SI1RUN=1 and SI1OVR=1 to determine
 if the address has been received.
 - (SI1OVR is not automatically cleared. Clear it by instruction.)
 - Read SBUF1 and check the address.
 - If no address match occurs, clear SI1RUN and SI1END and exit interrupt processing, then wait for a stop condition detection at * in step 8).
- 6) Receiving data
 - Clear SI1END and exit interrupt processing. (If a receive sequence has been performed, send an acknowledge and release the clock port after the lapse of (SBR1 value + 1) × Tcyc.)
 - When a stop condition is detected, SI1RUN is automatically cleared and an interrupt is generated. Then, clear SI1END to exit interrupt processing and return to *2 in step 4).
 - Perform a receive operation (8 bits), then set the clock output to 0 on the falling edge of
 the 8th clock, after which an interrupt occurs. The clock counter will be cleared if a start
 condition is detected in the middle of receive processing. In such a case, another 8 clocks
 are required to generate an interrupt.
 - · Read SBUF1 and store the read data.

Note: Bit 8 of SBUF1 is not yet updated because the rising edge of 9th clock has not yet occurred.

• Return to * in step 6) to continue receive processing.

- 7) Sending data
 - · Clear SI1REC.
 - Load SBUF1 with output data.
 - Clear SI1END and exit interrupt processing. (Send an acknowledge for the preceding reception operation and release the clock port after the lapse of (SBR1 value + 1) × Tcyc.)
 - *1 Perform a send operation (8 bits) and set the clock output to 0 on the falling edge of the 8th clock, after which an interrupt occurs.
 - *2 Go to *3 in step 7) if SI1RUN is set to 1.
 - If SI1RUN is set to 0, implying an interrupt from *4 in step 7), clear SI1END and SI1OVR and return to *1 in step 4).
 - *3 Read SBUF1 and check send data as required.

Note: Bit 8 of SBUF1 is not yet updated because the rising edge of 9th clock has not yet occurred.

- Load SBUF1 with the next output data.
- Clear SI1END and exit interrupt processing. (Release the clock port after the lapse of (SBR1 value + 1) × Tcyc).
- Return to *1 in step7) if an acknowledge from the master is present (L).
- If there is no acknowledge presented from the master (H), SIO1, recognizing the end of data transmission, automatically clears S11RUN and releases the data port.
 - * However, in a case that restart condition comes just after the event, SI1REC must be set to 1 before exiting the interrupt (SI1REC is for detecting a start condition and is not set automatically). It may disturb the transmission of address from the master if there is an unexpected restart just after slave's transmission (when SI1REC is not set to 1 by instruction).
- *4 When a stop condition is detected, an interrupt is generated and processing returns to *2 in step 7).
- 8) Terminating communication
 - · Set SI1REC.
 - Return to * in step 6) to cause communication to automatically terminate.
 - To force communication to termination, clear SI1RUN and SI1END (release the clock port).
 - * An interrupt occurs when a stop condition is detected. Then, clear SI1END and SI1OVR and return to *2 in step 4).

3.19.5 Related Registers

3.19.5.1 SIO1 control register (SCON1)

1) The SIO1 control register is an 8-bit register that controls the operation and interrupts of SIO1.

Address	Initial Value	R/W	Name	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE34	0000 0000	R/W	SCON1	-	SI1M1	SI1M0	SI1RUN	SI1REC	SI1DIR	SI10VR	SI1END	SI1IE

SI1M1 (bit 7): SIO1 mode control SI1M0 (bit 6): SIO1 mode control

Table 3.19.2 SIO1 Operation Modes

Mode	SI1M1	SI1M0	Operation Mode
0	0	0	Synchronous 8-bit SIO
1	0	1	UART (1 stop bit, no parity)
2	1	0	Bus master mode
3	1	1	Bus slave mode

SI1RUN (bit 5): SIO1 operation flag

- 1) A 1 in this bit indicates that SIO1 is running.
- 2) See Table 3.19.1 for the conditions for setting and clearing this bit.

SI1REC (bit 4): SIO1 receive/transmit control

- 1) Setting this bit to 1 places SIO1 into the receive mode.
- 2) Setting this bit to 0 places SIO1 into the transmit mode.

SI1DIR (bit 3): MSB/LSB first select

- 1) Setting this bit to 1 places SIO1 into the MSB first mode.
- 2) Setting this bit to 0 places SIO1 into the LSB first mode.

SI1OVR (bit 2): SIO1 overrun flag

- 1) In modes 0, 1, and 3, this bit is set when a falling edge of the input clock is detected when SI1RUN=0.
- 2) This bit is set if the conditions for setting SI1END are established when SI1END=1.
- 3) In mode 3 this bit is set when the start condition is detected.
- 4) This bit must be cleared with an instruction.

SI1END (bit 1): End of serial transfer flag

- 1) This bit is set when serial transfer terminates (see Table 3.19.1).
- 2) This bit must be cleared with an instruction.

SI1IE (bit 0): SIO1 interrupt request enable control

When this bit and SI1END are set to 1, an interrupt request to vector address 003BH is generated.

3.19.5.2 Serial buffer 1 (SBUF1)

- 1) Serial buffer 1 is a 9-bit register used to store data to be handled during SIO1 serial transfer.
- 2) The lower-order 8 bits of SBUF1 are transferred to the data shift register for data transmission/reception at the beginning of transfer processing and the contents of the shift register are placed in the lower-order 8 bits of SBUF1 when 8-bit data is transferred.
- 3) In modes 1, 2, and 3, bit 8 of SBUF1 is loaded with the 9th data bit that is received (data about the position of the stop bit).

L	Address	Initial Value	R/W	Name	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
ſ	FE35	0000 0000	R/W	SBUF1	SBUF18	SBUF17	SBUF16	SBUF15	SBUF14	SBUF13	SBUF12	SBUF11	SBUF10

3.19.5.3 Baudrate generator register (SBR1)

- 1) The baudrate generator register is an 8-bit register that defines the baudrate of SIO1.
- 2) Loading this register with data causes the baudrate generating counter to be initialized immediately.
- 3) The baudrate varies from mode to mode (the baudrate generator is disabled in mode 3).

Modes 0 and 2: $TSBR1 = (SBR1 \text{ value} + 1) \times 2Tcyc$

(Value range = 2 to 512 Tcyc)

Mode 1: $TSBR1 = (SBR1 \text{ value} + 1) \times 8Tcyc$

(Value range = 8 to 2048Tcyc)

Address	Initial Value	R/W	Name	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE36	0000 0000	R/W	SBR1	_	SBRG17	SBRG16	SBRG15	SBRG14	SBRG13	SBRG12	SBRG11	SBRG10

3.20 Asynchronous Serial Interface 1 (UART1)

3.20.1 Overview

This series of microcontrollers incorporates an asynchronous serial interface 1 (UART1) that has the following characteristics and features:

1) Data length: 7/8/9 bits (LSB first)

2) Stop bits: 1 bit (2 bits in continuous transmission mode)

3) Parity bits: None

4) Transfer rate: $\frac{16}{3}$ to $\frac{8192}{3}$ Tcyc

5) Full duplex communication

The independent transmitter and receiver blocks allow both transmission and receive operations to be performed at the same time. Both transmitter and receiver blocks adopt a double buffer configuration, so that data can be transmitted and received continuously.

3.20.2 Functions

- 1) Asynchronous serial (UART1)
 - Performs full duplex asynchronous serial communication using a data length of 7, 8, or 9 bits with 1 stop bit.
 - The transfer rate of the UART1 is programmable within the range of $\frac{16}{3}$ to $\frac{8192}{3}$ Tcyc.
- 2) Continuous data transmission/reception
 - Performs continuous transmission and reception of serial data whose data length and transfer
 rate are fixed. The number of stop bits used in the continuous transmission mode is 2 bits (see
 Figure 3.20.4).
 - The transfer rate of the UART1 is programmable within the range of $\frac{16}{3}$ to $\frac{8192}{3}$ Tcyc.
 - The transmission data is read from the transmission data register (TBUF) and the received data is stored in the receive data register (RBUF).
- 3) Interrupt generation

Interrupt requests are generated at the end of transmission-data transfer and at the end of reception if the interrupt request enable bit is set.

- 4) To control the asynchronous serial interface 1 (UART1), it is necessary to manipulate the following special function registers.
 - UCON0, UCON1, UBR, TBUF, RBUF
 - P0, P0DDR

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FED0	0000 0000	R/W	UCON0	UBRSEL	STRDET	RECRUN	STPERR	U0B3	RBIT8	RECEND	RECENIE
FED1	0000 0000	R/W	UCON1	TRUN	8/9BIT	TDDR	TCMOS	8/7BIT	TBIT8	TEMPTY	TEMPIE
FED2	0000 0000	R/W	UBR	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0
FED3	0000 0000	R/W	TBUF	T1BUF7	T1BUF6	T1BUF5	T1BUF4	T1BUF3	T1BUF2	T1BUF1	T1BUF0
FED4	0000 0000	R/W	RBUF	R1BUF7	R1BUF6	R1BUF5	R1BUF4	R1BUF3	R1BUF2	R1BUF1	R1BUF0

3.20.3 Circuit Configuration

3.20.3.1 UART1 control register 0 (UCON0) (8-bit register)

1) The UART1 control register 0 controls the receive operation and interrupts of the UART1.

3.20.3.2 UART1 control register 1 (UCON1) (8-bit register)

1) The UART1 control register 1 controls the transmission operation, data length, and interrupts of the UART1.

3.20.3.3 UART1 baudrate control register (UBR) (8-bit register)

- 1) The UART1 baudrate control register is an 8-bit register that defines the transfer rate of the UART1.
- 2) It can generate clocks at intervals of $\frac{(n+1)\times 8}{3}$ Tcyc or $\frac{(n+1)\times 32}{3}$ Tcyc (n = 1 to 255, Note: n = 0 is inhibited).

3.20.3.4 UART1 transmission data register (TBUF) (8-bit register)

1) The UART1 transmission data register is an 8-bit register for storing the UART1 data to be transmitted.

3.20.3.5 UART1 transmission shift register (TSFT) (11-bit shift register)


- 1) The UART1 transmission shift register is used to send transmission data via UART1.
- 2) This register cannot be accessed directly with an instruction. It must be accessed through the transmission data register (TBUF).

3.20.3.6 UART1 receive data register (RBUF) (8-bit register)

1) The UART1 receive data register is an 8-bit register for storing received data of UART1.


3.20.3.7 UART1 receive shift register (RSFT) (11-bit shift register)

- 1) The UART1 receive shift register is used to receive serial data via UART1.
- 2) This register cannot be accessed directly with an instruction. It must be accessed through the receive data register (RBUF).



Note: Bit 1 of PODDR (at FE41H) must be set to 0 when the UART1 is to be used in the receive mode. The UART1 will not function normally if bit 1 is set to 1.

Figure 3.20.1 UART1 Block Diagram (Receive Mode)



Note: Bit 0 of P0DDR (at FE41H) must be set to 0 when the UART1 is to be used in the transmission mode. If bit 0 is set to 1, transmission data is not output..

Figure 3.20.2 UART1 Block Diagram (Transmission Mode)

3.20.4 Related Registers

3.20.4.1 UART1 control register 0 (UCON0)

1) The UART1 control register 0 is an 8-bit register that controls the receive operation and interrupts of UART1.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FED0	0000 0000	R/W	UCON0	UBRSEL	STRDET	RECRUN	STPERR	U0B3	RBIT8	RECEND	RECENIE

UBRSEL (bit 7): UART1 transfer rate frequency division select

This bit selects the frequency division ratio of the transfer rate in the programmable transfer mode.

- 1) When this bit is set to 1, the value range of the transfer rate is from $\frac{64}{3}$ to $\frac{8192}{3}$ Tcyc.
- 2) When this bit is set to 0, the value range of the transfer rate is from $\frac{16}{3}$ to $\frac{2048}{3}$ Tcyc.
- * The UART1 will not run normally if the transfer rate is altered during transmission or receive processing. Be sure to stop the UART1 before setting a new transfer rate.

STRDET (bit 6): UART1 start bit detection control

- 1) Setting this bit to 1 enables the start bit detection (falling edge detection) function and places the UART1 in the receive wait state.
- 2) Setting this bit to 0 disables the start bit detection (falling edge detection) function.

RECRUN (bit 5): UART1 receive operation flag

- 1) This bit is set and a receive operation starts if a falling edge of the signal at the receive port (P01) is detected when the start bit detection function is enabled (STRDET = 1).
- 2) This bit is automatically cleared at the end of the receive operation (when stop bit is received).
- * Set STRDET and RECRUN to 0 at the same time when stopping the receive operation in the receive wait state (STRDET = 1/RECRUN = 0) or during a receive operation (STRDET = 1/RECRUN = 1).

STPERR (bit 4): UART1 stop bit error flag

- 1) This bit is set at the end of the receive operation if the state of the received stop bit is low.
- 2) This bit must be cleared with an instruction.

U0B3 (bit 3): UART1 general-purpose flag

- 1) This bit can be used as a general-purpose flag bit.
- * Any attempt to manipulate this bit exerts no influence on the operation of this functional block.

RBIT8 (bit 2): UART1 receive data bit 8 storage bit

1) This bit position is loaded with bit 8 of the received data at the end of the receive operation when the data length is set to 9 bits (UCON1: 8/9BIT = 1).

RECEND (bit 1): UART1 end of reception flag

- 1) This bit is set at the end of a receive operation (When this bit is set, the received data is transferred from the receive shift register (RSFT) to the receive data register (RBUF).
- 2) This bit must be cleared with an instruction.

RECENIE (bit 0): UART1 receive end interrupt request enable control

1) When this bit and RECEND are set to 1, an interrupt request to vector address 0033H is generated.

3.20.4.2 UART1 control register 1 (UCON1)

1) The UART1 control register 1 is an 8-bit register that controls the transmission processing, data length, and interrupts of UART1.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FED1	0000 0000	R/W	UCON1	TRUN	8/9BIT	TDDR	TCMOS	8/7BIT	TBIT8	TEMPTY	TEMPIE

TRUN (bit 7): UART1 transmission control

- 1) When this bit is set to 1, the UART1 starts a transmission operation.
- 2) This bit is automatically cleared at the end of the transmission operation (when the transmission of the stop bit(s) is finished). (If this bit is cleared in the middle of a transmission operation, the operation is aborted immediately.)

* In the continuous transmission mode, this bit is cleared at the end of the transmission operation but is automatically set within the same cycle (Tcyc). Consequently, transmission operations occur with intervening 1-Tcyc waits.

8/9BIT (bit 6): UART1 transfer data length select

8/7BIT (bit 3): UART1 transfer data length select

- 1) When 8/9BIT is set to 1, the transfer data length is set to 9 bits.
- 2) When 8/9BIT is set to 0 and 8/7BIT to 0, the transfer data length is set to 8 bits.
- 3) When 8/9BIT is set to 0 and 8/7BIT to 1, the transfer data length is set to 7 bits.
- * The UART1 will not run normally if the data length is changed in the middle of a transmission or receive operation. Be sure to set this bit after stopping the operation.
- * The same data length is used when both transmission and receive operations are to be performed at the same time.

8/9BIT	8/7BIT	Data Length				
0	0	8 bits				
0	1	7 bits				
1	_	9 bits				

TDDR (bit 5): UART1 transmission port output control

- 1) When this bit is set to 1, the transmission data is placed at the transmission port (P00). (No transmission data is generated if bit 0 of P0DDR (FE41H) is set to 1.)
- 2) When this bit is set to 0, no transmission data is placed at the transmission port (P00).
- * The transmission port generates the "high/open (CMOS/N-channel open drain)" signal if this bit is set to 1 and the UART1 has stopped a transmission operation (TRUN=0).
- * This bit must always be set to 0 when the transmission function is not to be used.

TCMOS (bit 4): UART1 transmission port output type control

- 1) When this bit is set to 1, the output type of the transmission port (P00) is set to CMOS.
- 2) When this bit is set to 0, the output type of the transmission port (P00) is set to N-channel open drain.

TBIT8 (bit 2): UART1 transmission data bit 8 storage bit

This bit carries bit 8 of the transmission data when the data length is set to 9 bits (8/9BIT = 1).

TEMPTY (bit 1): UART1 end of transmission data transfer flag

- 1) When transmission operation is started, this bit is set when the data transfer from the transmission data register (TBUF) to the transmission shift register (TSFT) ends.
- 2) This bit must be cleared with an instruction.
- * When performing continuous transmission processing, make sure that this bit is set before each loading of the next transmission data into the transmission data register (TBUF). When this bit is subsequently cleared before the transmission operation ends, the transmission control bit (TRUN) is automatically set at the end of the transmission operation, starting the next transmission operation.

TEMPIE (bit 0): UART1 end of transmission data transfer interrupt request enable control

1) An interrupt request to vector address 003BH is generated when this bit and TEMPTY are set to 1.

3.20.4.3 UART1 baudrate control register (UBR)

- 1) The UART1 baudrate control register is an 8-bit register that defines the transfer rate of the UART1.
- 2) The counter for each baudrate generator is initialized when a UART1 serial transmission or reception operation is stopped (UCON0: RECRUN = 0 or UCON1: TRUN = 0).
- 3) The transfer rate range can be switched using the transfer rate frequency division select bit (UCON0: UBRSEL).

UBRSEL	TUBR1	Range				
0	$(UBR \ value + 1) \times \frac{8}{3} \ Tcyc$	$\frac{16}{3}$ to $\frac{2048}{3}$ Tcyc				
1	$(UBR value+1) \times \frac{32}{3} Tcyc$	$\frac{64}{3}$ to $\frac{8192}{3}$ Tcyc				

- * The UART1 will not run normally if the transfer rate is altered during a transmission or reception operation. Be sure to set this bit after stopping the operation.
- * The same transfer rate is used when both transmission and reception operations are to be performed at the same time.
- * Setting UBR to 00[H] is inhibited.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FED2	0000 0000	R/W	UBR	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0

3.20.4.4 UART1 transmission data register (TBUF)

- 1) The UART1 transmission data register is an 8-bit register that stores the data to be transmitted through the UART1.
- 2) Data from the TBUF is transferred to the transmission shift register (TSFT) at the beginning of a transmission operation.
 - * When performing continuous transmission processing, check the UART1 end of transmission data transfer flag (UCON1:TEMPTY) before loading this register with next transmission data.
 - * If the data length is set to 9 bits (UCON1: 8/9BIT = 1), bit 8 of the transmission data must be placed in the UART1 transmission data bit 8 storage bit (UCON1: TBIT8).

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FED3	0000 0000	R/W	TBUF	T1BUF7	T1BUF6	T1BUF5	T1BUF4	T1BUF3	T1BUF2	T1BUF1	T1BUF0

3.20.4.5 UART1 receive data register (RBUF)

- 1) The UART1 receive data register is an 8-bit register that stores the data that is received through the UART1.
- 2) The data from the receive shift register (RSFT) is transferred to this RBUF at the end of a receive operation.
 - * If the data length is set to 9 bits (UCON1: 8/9BIT = 1), bit 8 of the receive data is placed in the receive data bit 8 storage bit (UCON0: RBIT8).
 - * If the data length is set to 7 bits (UCON1: 8/9BIT = 0, 8/7BIT = 1), a 0 is placed in bit R1BUF7.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FED4	0000 0000	R/W	RBUF	R1BUF7	R1BUF6	R1BUF5	R1BUF4	R1BUF3	R1BUF2	R1BUF1	R1BUF0

3.20.5 UART1 Continuous Communication Processing Examples

3.20.5.1 Continuous 8-bit data reception mode (received data = 55H)




Figure 3.20.3 Example of Continuous 8-bit Data Reception Mode Processing

- 1) Setting the transfer rate
 - Set up UCON0: UBRSEL and the UBR register.
- 2) Setting the data length
 - Set UCON1: 8/9BIT to 0 and 8/7BIT to 0.
- 3) Setting receive port, start bit detection, and interrupts
 - Set P0DDR: P01DDR to 0 and P0: P01 to 0.
 Load UCON0 with X1000001B.
- 4) Starting a receive operation
 - UCON0: RECRUN is set and the UART1 starts receive processing when a falling edge of the signal at the receive port (P01) is detected.
- 5) End of receive operation
 - When the receive operation ends, UCON0: RECRUN is automatically cleared and UCON0: RECEND is set. The UART1 then waits for the start bit of the next receive data.
- 6) End of reception interrupt
 - Read the received data from RBUF.
 - Read UCON0: STPERR to check for any communication error.

 (If a communication error is found, clear UCON0: STPERR with the error processing routine.)
 - Clear UCON0: RECEND and exit the interrupt processing routine.
- 7) Receiving the next data
 - Subsequently, repeat steps 4) to 6) shown above.
 - * When stopping a continuous receive operation, set UCON0: STRDET and RECRUN to 0 at the same time, and the UART1 will stop the receive operation immediately.

3.20.5.2 Continuous 8-bit data transmission mode (transmission data = 55H)




Figure 3.20.4 Example of Continuous 8-bit Data Transmission Mode Processing

- 1) Setting the transfer rate
 - Set up UCON0: UBRSEL and the UBR register.
- 2) Setting up transmission data
 - · Load TBUF with 55H.
- 3) Setting transmission port, data length, and interrupts
 - Set PODDR: POODDR to 0 and PO: POO to 0.
 - Load UCON1 with 00110001B.
- 4) Starting a transmission operation
 - Set UCON1: TRUN, and the UART1 will start transmission processing.
- 5) End of data transmission interrupt
 - Load TBUF with the next transmission data.
 - Clear UCON1: TEMPTY and exit the interrupt processing routine.
- 6) End of transmission
 - UCON1: TRUN is automatically cleared when the UART1 finishes the transmission operation. It is, however, automatically set within the same cycle (Tcyc) (this processing takes 1 Tcyc), after which the transmission of next data starts.
- 7) Transmitting the next data
 - Subsequently, repeat steps 5) and 6) shown above.
 - * If the interrupt processing routine is exited after clearing UCON1:TEMPIE but not clearing UCON1:TEMPTY and exiting the interrupt in the step 5) processing above, the transfer operation that is being performed at that time will be the last transmit operation that UART1 executes.

3.20.5.3 UART1 communication port settings

1) Receive port (P01) settings

Regist	er Data	Bassiva Bort (B04) State	Internal Pull-up	
P01	P01DDR	Receive Port (P01) State	Resistor	
0	0	Input	OFF	
1	0	Input	ON	

^{*} The UART1 cannot receive data normally if P01DDR is set to 1.

2) Transmission port (P00) settings

	Register	Data			Internal
P00	P00DDR	TDDR	TCMOS	Transmission Port (P00) State	Pull-up Resistor
0	0	1	1	CMOS output	OFF
0	0	1	0	N-channel open drain output	OFF
1	0	1	0	N-channel open drain output	ON

^{*} The UART1 transmits no data if P00DDR is set to 1.

3.20.6 UART1 HALT Mode Operation

3.20.6.1 Reception mode

- 1) UART1 receive mode processing is enabled in HALT mode. (If UCON0: STRDET is set to 1 when the microcontroller enters HALT mode, receive processing will be restarted if data such that UCON0: RECRUN is set at the end of a receive operation.)
- 2) HALT mode can be released using the UART1 receive interrupt.

3.20.6.2 Transmission mode

- 1) UART1 transmission mode processing is enabled in HALT mode. (If the continuous transmission mode is specified when the microcontroller enters HALT mode, the UART1 will restart transmission processing after terminating a transmission operation. Since UCON1: TEMPTY cannot be cleared in this case, the UART1 stops processing after completing that transmission operation.)
- 2) HALT mode can be released using the UART1 transmission interrupt.

3.21 Asynchronous Serial Interface 2 (UART2)

3.21.1 Overview

This series of microcontrollers incorporates an asynchronous serial interface 2 (UART2) that has the following characteristics and features:

1) Data length: 7/8/9 bits (LSB first)

2) Stop bits: 1 bit (2 bits in continuous transmission mode)

3) Parity bits: None

4) Transfer rate: $\frac{16}{3}$ to $\frac{8192}{3}$ Tcyc

5) Full duplex communication

The independent transmitter and receiver blocks allow both transmission and receive operations to be performed at the same time. Both transmitter and receiver blocks adopt a double buffer configuration, so that data can be transmitted and received continuously.

3.21.2 Functions

- 1) Asynchronous serial (UART2)
 - Performs full duplex asynchronous serial communication using a data length of 7, 8, or 9 bits with 1 stop bit.
 - The transfer rate of the UART2 is programmable within the range of $\frac{16}{3}$ to $\frac{8192}{3}$ Tcyc.
- 2) Continuous data transmission/reception
 - Performs continuous transmission and reception of serial data whose data length and transfer
 rate are fixed. The number of stop bits used in the continuous transmission mode is 2 bits (see
 Figure 3.21.4).
 - The transfer rate of the UART2 is programmable within the range of $\frac{16}{3}$ to $\frac{8192}{3}$ Tcyc.
 - The transmission data is read from the transmission data register (TBUF2) and the received data is stored in the receive data register (RBUF2).
- 3) Interrupt generation

Interrupt requests are generated at the end of transmission-data transfer and at the end of reception if the interrupt request enable bit is set.

- 4) To control the asynchronous serial interface 2 (UART2), it is necessary to manipulate the following special function registers.
 - UCON2, UCON3, UBR2, TBUF2, RBUF2
 - P0, P0DDR

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEE8	0000 0000	R/W	UCON2	UBRSEL2	STRDET2	RECRUN2	STPERR2	U2B3	RBIT82	RECEND2	RECENIE2
FEE9	0000 0000	R/W	UCON3	TRUN2	8/9BIT2	TDDR2	TCMOS2	8/7BIT2	TBIT82	TEMPTY2	TEMPIE2
FEEA	0000 0000	R/W	UBR2	U2BRG7	U2BRG6	U2BRG5	U2BRG4	U2BRG3	U2BRG2	U2BRG1	U2BRG0
FEEB	0000 0000	R/W	TBUF2	T2BUF7	T2BUF6	T2BUF5	T2BUF4	T2BUF3	T2BUF2	T2BUF1	T2BUF0
FEEC	0000 0000	R/W	RBUF2	R2BUF7	R2BUF6	R2BUF5	R2BUF4	R2BUF3	R2BUF2	R2BUF1	R2BUF0

3.21.3 Circuit Configuration

3.21.3.1 UART2 control register 2 (UCON2) (8-bit register)

1) The UART2 control register 2 controls the receive operation and interrupts of the UART2.

3.21.3.2 UART2 control register 3 (UCON3) (8-bit register)

1) The UART2 control register 3 controls the transmission operation, data length, and interrupts of the UART2.

3.21.3.3 UART2 baudrate control register (UBR2) (8-bit register)

- 1) The UART2 baudrate control register is an 8-bit register that defines the transfer rate of the UART2.
- 2) It can generate clocks at intervals of $\frac{(n+1)\times 8}{3}$ Tcyc or $\frac{(n+1)\times 32}{3}$ Tcyc (n = 1 to 255, Note: n = 0 is inhibited).

3.21.3.4 UART2 transmission data register (TBUF2) (8-bit register)

1) The UART2 transmission data register is an 8-bit register for storing the UART2 data to be transmitted.

3.21.3.5 UART2 transmission shift register (TSFT2) (11-bit shift register)


- 1) The UART2 transmission shift register is used to send transmission data via UART2.
- 2) This register cannot be accessed directly with an instruction. It must be accessed through the transmission data register (TBUF2).

3.21.3.6 UART2 receive data register (RBUF2) (8-bit register)

1) The UART2 receive data register is an 8-bit register for storing received data.


3.21.3.7 UART2 receive shift register (RSFT2) (11-bit shift register)

- 1) The UART2 receive shift register is used to receive serial data via UART2.
- 2) This register cannot be accessed directly with an instruction. It must be accessed through the receive data register (RBUF2).



Note: Bit 3 of PODDR (at FE41H) must be set to 0 when the UART2 is to be used in the receive mode. The UART2 will not function normally if bit 3 is set to 1.

Figure 3.21.1 UART2 Block Diagram (Receive Mode)



Note: Bit 2 of P0DDR (at FE41H) must be set to 0 when the UART2 is to be used in the transmission mode. If the bit 2 is set to 1, transmission data is not output..

Figure 3.21.2 UART2 Block Diagram (Transmission Mode)

3.21.4 Related Registers

3.21.4.1 UART2 control register 2 (UCON2)

1) The UART2 control register 2 is an 8-bit register that controls the receive operation and interrupts of UART2.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEE8	0000 0000	R/W	UCON2	UBRSEL2	STRDET2	RECRUN2	STPERR2	U2B3	RBIT82	RECEND2	RECENIE2

UBRSEL2 (bit 7): UART2 transfer rate frequency division select

This bit selects the frequency division ratio of the transfer rate in the programmable transfer mode.

- 1) When this bit is set to 1, the value range of the transfer rate is from $\frac{64}{3}$ to $\frac{8192}{3}$ Tcyc.
- When this bit is set to 0, the value range of the transfer rate is from $\frac{16}{3}$ to $\frac{2048}{3}$ Tcyc.
- * The UART2 will not run normally if the transfer rate is altered during transmission or receive processing. Be sure to set this bit after stopping the operation.

STRDET2 (bit 6): UART2 start bit detection control

- 1) Setting this bit to 1 enables the start bit detection (falling edge detection) function and places the UART2 in the receive wait state.
- 2) Setting this bit to 0 disables the start bit detection (falling edge detection) function.

RECRUN2 (bit 5): UART2 receive operation flag

- 1) This bit is set and a receive operation starts if a falling edge of the signal at the receive port (P03) is detected when the start bit detection function is enabled (STRDET2 = 1).
- 2) This bit is automatically cleared at the end of the receive operation (when stop bit is received).
- * Set STRDET2 and RECRUN2 to 0 at the same time when stopping the receive operation in the receive wait state (STRDET2 = 1/RECRUN2 = 0) or during a receive operation (STRDET2 = 1/RECRUN2 = 1).

STPERR2 (bit 4): UART2 stop bit error flag

- 1) This bit is set at the end of the receive operation if the state of the received stop bit is low.
- 2) This bit must be cleared with an instruction.

U2B3 (bit 3): UART2 general-purpose flag

- 1) This bit can be used as a general-purpose flag bit.
- * Any attempt to manipulate this bit exerts no influence on the operation of this functional block.

RBIT82 (bit 2): UART2 receive data bit 8 storage bit

1) This bit position is loaded with bit 8 of the received data at the end of the receive operation when the data length is set to 9 bits (UCON3: 8/9BIT = 1).

RECEND2 (bit 1): UART2 end of reception flag

- 1) This bit is set at the end of a receive operation (When this bit is set, the received data is transferred from the receive shift register (RSFT2) to the receive data register (RBUF2).
- 2) This bit must be cleared with an instruction.

RECENIE2 (bit 0): UART2 receive end interrupt request enable control

1) When this bit and RECEND2 are set to 1, an interrupt request to vector address 0033H is generated.

3.21.4.2 UART2 control register 3 (UCON3)

1) The UART2 control register 3 is an 8-bit register that controls the transmission processing, data length, and interrupts for UART2.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEE9	0000 0000	R/W	UCON3	TRUN2	8/9BIT2	TDDR2	TCMOS2	8/7BIT2	TBIT82	TEMPTY2	TEMPIE2

TRUN2 (bit 7): UART2 transmission control

- 1) When this bit is set to 1, the UART2 starts a transmission operation.
- 2) This bit is automatically cleared at the end of the transmission operation (when the transmission of the stop bit(s) is finished). (If this bit is cleared in the middle of a transmission operation, the operation is aborted immediately.)

* In the continuous transmission mode, this bit is cleared at the end of the transmission operation but is automatically set within the same cycle (Tcyc). Consequently, transmission operations occur with intervening 1-Tcyc waits.

8/9BIT2 (bit 6): UART2 transfer data length select

8/7BIT2 (bit 3): UART2 transfer data length select

- 1) When 8/9BIT2 is set to 1, the transfer data length is set to 9 bits.
- 2) When 8/9BIT 2 is set to 0 and 8/7BIT2 to 0, the transfer data length is set to 8 bits.
- 3) When 8/9BIT2 is set to 0 and 8/7BIT2 to 1, the transfer data length is set to 7 bits.
- * The UART2 will not run normally if the data length is changed in the middle of a transmission or receive operation. Be sure to set this bit after stopping the operation.
- * The same data length is used when both transmission and receive operations are to be performed at the same time.

8/9BIT2	8/7BIT2	Data Length
0	0	8 bits
0	1	7 bits
1	_	9 bits

TDDR2 (bit 5): UART2 transmission port output control

- 1) When this bit is set to 1, the transmission data is placed at the transmission port (P02). (No transmission data is generated if bit 2 of P0DDR (FE41H) is set to 1.)
- 2) When this bit is set to 0, no transmission data is placed at the transmission port (P02).
- * The transmission port generates the "high/open (CMOS/N-channel open drain)" signal if this bit is set to 1 and the UART2 has stopped a transmission operation (TRUN2=0).
- * This bit must always be set to 0 when the transmission function is not to be used.

TCMOS2 (bit 4): UART2 transmission port output type control

- 1) When this bit is set to 1, the output type of the transmission port (P02) is set to CMOS.
- 2) When this bit is set to 0, the output type of the transmission port (P02) is set to N-channel open drain.

TBIT82 (bit 2): UART2 transmission data bit 8 storage bit

1) This bit carries bit 8 of the transmission data when the data length is set to 9 bits (8/9BIT2 = 1).

TEMPTY2 (bit 1): UART2 end of transmission data transfer flag

- 1) When transmission operation is started, this bit is set when the data transfer from the transmission data register (TBUF2) to the transmission shift register (TSFT2) ends.
- 2) This bit must be cleared with an instruction.
- * When performing continuous transmission processing, make sure that this bit is set before each loading of the next transmission data into the transmission data register (TBUF2). When this bit is subsequently cleared before the transmission operation ends, the transmission control bit (TRUN2) is automatically set at the end of the transmission operation, starting the next transmission operation.

TEMPIE 2 (bit 0): UART2 end of transmission data transfer interrupt request enable control

1) An interrupt request to vector address 003BH is generated when this bit and TEMPTY2 are set to 1.

3.21.4.3 UART2 baudrate control register (UBR2)

- 1) The UART2 baudrate control register is an 8-bit register that defines the transfer rate of the UART2.
- 2) The counter for each baudrate generator is initialized when a UART2 serial transmission or receive operation is stopped (UCON2: RECRUN2 = 0 or UCON3: TRUN2 = 0).
- 3) The transfer rate range can be switched using the transfer rate frequency division select bit (UCON2: UBRSEL2).

UBRSEL2	TUBR1	Range
0	(UBR2 value $+1$) $\times \frac{8}{3}$ Tcyc	$\frac{16}{3}$ to $\frac{2048}{3}$ Tcyc
1	$(UBR2 \text{ value} + 1) \times \frac{32}{3} \text{ Tcyc}$	$\frac{64}{3}$ to $\frac{8192}{3}$ Tcyc

- * The UART2 will not run normally if the transfer rate is changed during a transmission or receive operation. Be sure to set this bit after stopping the operation.
- * The same transfer rate is used when both transmission and receive operations are to be performed at the same time.
- * Setting UBR2 to 00[H] is inhibited.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEEA	0000 0000	R/W	UBR2	U2BRG7	U2BRG6	U2BRG5	U2BRG4	U2BRG3	U2BRG2	U2BRG1	U2BRG0

3.21.4.4 UART2 transmission data register (TBUF2)

- 1) The UART2 transmission data register is an 8-bit register that stores the data to be transmitted through the UART2.
- 2) Data from the TBUF2 is transferred to the transmission shift register (TSFT2) at the beginning of a transmission operation.
 - * When performing continuous transmission processing, check the UART2 end of transmission data transfer flag (UCON3:TEMPTY2) before loading this register with next transmission data.
 - * If the data length is set to 9 bits (UCON3: 8/9BIT2 = 1), bit 8 of the transmission data must be placed in the UART2 transmission data bit 8 storage bit (UCON3: TBIT82).

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEEB	0000 0000	R/W	TBUF2	T2BUF7	T2BUF6	T2BUF5	T2BUF4	T2BUF3	T2BUF2	T2BUF1	T2BUF0

3.21.4.5 UART2 receive data register (RBUF2)

- 1) The UART2 receive data register is an 8-bit register that stores the data that is received through the UART2.
- 2) The data from the receive shift register (RSFT2) is transferred to this RBUF2 at the end of a receive operation.
 - * If the data length is set to 9 bits (UCON3: 8/9BIT2 = 1), bit 8 of the receive data is placed in the receive data bit 8 storage bit (UCON2: RBIT82).
 - * If the data length is set to 7 bits (UCON3: 8/9BIT2 = 0, 8/7BIT2 = 1), a 0 is placed in bit R2BUF7.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEEC	0000 0000	R/W	RBUF2	R2BUF7	R2BUF6	R2BUF5	R2BUF4	R2BUF3	R2BUF2	R2BUF1	R2BUF0

3.21.5 UART2 Continuous Communication Processing Examples

3.21.5.1 Continuous 8-bit data reception mode (received data = 55H)




Figure 3.21.3 Example of Continuous 8-bit Data Reception Mode Processing

- 1) Setting the transfer rate
 - Set up UCON2: UBRSEL2 and the UBR2 register.
- 2) Setting the data length
 - Set UCON3: 8/9BIT2 to 0 and 8/7BIT2 to 0.
- 3) Setting receive port, start bit detection, and interrupts
 - Set PODDR: P03DDR to 0 and P0: P03 to 0.
 - Load UCON2 with X1000001B.
- 4) Starting a receive operation
 - UCON2: RECRUN2 is set and the UART2 starts receive processing when a falling edge of the signal at the receive port (P03) is detected.
- 5) End of receive operation
 - When the receive operation ends, UCON2: RECRUN2 is automatically cleared and UCON2: RECEND2 is set. The UART2 then waits for the start bit of the next receive data.
- 6) End of reception interrupt
 - Read the received data from RBUF2.
 - Read UCON2: STPERR2 to check for any communication error.
 (If a communication error is found, clear UCON2: STPERR2 with the error processing routine.)
 - Clear UCON2: RECEND2 and exit the interrupt processing routine.
- 7) Receiving the next data
 - Subsequently, repeat steps 4) to 6) shown above.
 - * When stopping a continuous receive operation, set UCON2: STRDET2 and RECRUN2 to 0 at the same time, and the UART2 will stop the receive operation immediately.

3.21.5.2 Continuous 8-bit data transmission mode (transmission data = 55H)




Figure 3.21.4 Example of Continuous 8-bit Data Transmission Mode Processing

- 1) Setting the transfer rate
 - Set up UCON2: UBRSEL2 and the UBR2 register.
- 2) Setting up transmission data
 - Load TBUF2 with 55H.
- 3) Setting transmission port, data length, and interrupts
 - Set PODDR: PO2DDR to 0 and PO: PO2 to 0.
 - Load UCON3 with 00110001B.
- 4) Starting a transmission operation
 - Set UCON3: TRUN2, and the UART2 will start transmission processing.
- 5) End of data transmission interrupt
 - Load TBUF2 with the next transmission data.
 - Clear UCON3: TEMPTY2 and exit the interrupt processing routine.
- 6) End of transmission
 - UCON3: TRUN2 is automatically cleared when the UART2 finishes the transmission operation. It is, however, automatically set within the same cycle (Tcyc) (this processing takes 1 Tcyc), after which the transmission of next data starts.
- 7) Transmitting the next data
 - Subsequently, repeat steps 5) and 6) shown above.
 - * If the interrupt processing routine is exited after clearing UCON3:TEMPIE2 but not clearing UCON3:TEMPTY2 and exiting the interrupt in the step 5) processing above, the transfer operation that is being performed at that time will be the last transmit operation that UART2 executes.

3.21.5.3 UART2 communications port settings

1) Receive port (P03) settings

Registo	er Data	Bassiya Bart (B02) State	Internal Pull-up		
P03	P03DDR	Receive Port (P03) State	Resistor		
0	0	Input	OFF		
1	0	Input	ON		

^{*} The UART2 cannot receive data normally if P03DDR is set to 1.

2) Transmission port (P02) settings

	Register	Data Data			Internal
P02	P02DDR	TDDR2	TCMOS2	Transmission Port (P02) State	Pull-up Resistor
0	0	1	1	CMOS output	OFF
0	0	1	0	N-channel open drain output	OFF
1	0	1	0	N-channel open drain output	ON

^{*} The UART2 transmits no data if P02DDR is set to 1.

3.21.6 UART2 HALT Mode Operation

3.21.6.1 Reception mode

- 1) UART2 receive mode processing is enabled in HALT mode. (If UCON2: STRDET2 is set to 1 when the microcontroller enters HALT mode, receive processing will be restarted if data such that UCON2: RECRUN2 is set at the end of a receive operation.)
- 2) HALT mode can be released using the UART2 receive interrupt.

3.21.6.2 Transmission mode

- 1) UART2 transmission mode processing is enabled in HALT mode. (If the continuous transmission mode is specified when the microcontroller enters HALT mode, the UART2 will restart transmission processing after terminating a transmission operation. Since UCON3: TEMPTY2 cannot be cleared in this case, the UART2 stops processing after completing that transmission operation.)
- 2) HALT mode can be released using the UART2 transmission interrupt.

3.22 PWM0/PWM1

3.22.1 Overview

This series of microcontrollers incorporates two 12-bit PWMs, named PWM0 and PWM1. Each PWM is made up of a PWM generator circuit that generates multifrequency 8-bit fundamental PWM waves and a 4-bit additional pulse generator.

PWM0 and PWM1 are provided with dedicated output pins PWM0 and PWM1, respectively.

3.22.2 Functions

- 1) PWM0: Fundamental wave PWM mode (register PWM0L = 0)
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{200}$ Tcyc (programmable in $\frac{16}{3}$ Tcyc increments, common to
 - High-level pulse width = 0 to Fundamental wave period $-\frac{1}{3}$ Tcyc (programmable in $\frac{1}{3}$ Tcyc increments)
- 2) PWM0: Fundamental wave + Additional pulse PWM mode
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $\frac{16}{3}$ Tcyc increments, common to PWM1)
 - Overall period = Fundamental wave period × 16
 - High-level pulse width = 0 to Overall period $-\frac{1}{3}$ Tcyc (programmable in $\frac{1}{3}$ Tcyc increments)
- 3) PWM1: Fundamental wave PWM mode (register PWM1L=0)
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $\frac{16}{3}$ Tcyc increments, common to PWM0)
 - High-level pulse width = 0 to Fundamental wave period $-\frac{1}{3}$ Tcyc (programmable in $\frac{1}{3}$ Tcyc increments)
- 4) PWM1: Fundamental wave + Additional pulse PWM mode
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $\frac{16}{3}$ Tcyc increments, common to PWM0)
 - Overall period = Findamental wave period × 16
 - High-level pulse width = 0 to Overall period $-\frac{1}{3}$ Tcyc (programmable in $\frac{1}{3}$ Tcyc increments)
- 5) Interrupt generation

Interrupt requests are generated at the intervals equal to the overall PWM period if the interrupt request enable bit is set.

- 6) To control PWM0 and PWM1, it is necessary to manipulate the following special function registers.
 - PWM0L, PWM0H, PWM1L, PWM1H, PWM0C, PA, PADDR, PAFCR

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE20	0000 HHHH	R/W	PWM0L	PWM0L3	PWM0L2	PWM0L1	PWM0L0	-	-	-	-
FE21	0000 0000	R/W	PWM0H	PWM0H7	PWM0H6	PWM0H5	PWM0H4	PWM0H3	PWM0H2	PWM0H1	PWM0H0
FE22	0000 HHHH	R/W	PWM1L	PWM1L3	PWM1L2	PWM1L1	PWM1L0	-	-	i	1
FE23	0000 0000	R/W	PWM1H	PWM1H7	PWM1H6	PWM1H5	PWM1H4	PWM1H3	PWM1H2	PWM1H1	PWM1H0
FE24	0000 0000	R/W	PWM0C	PWM0C7	PWM0C6	PWM0C5	PWM0C4	ENPWM1	ENPWM0	PWM0OV	PWM0IE

3.22.3 Circuit Configuration

3.22.3.1 PWM0/PWM1 control register (PWM0C) (8-bit register)

1) The PWM0/PWM1 control register controls the operation and interrupts of PWM0 and PWM1.

3.22.3.2 PWM0 compare register L (PWM0L) (4-bit register)

- 1) The PWM0 compare register L controls the additional pulses of PWM0.
- 2) PWM0L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- 3) When the PWM0 control bit (PWM0C: FE24, bit 2) is set to 0, the output of PWM0 (ternary) can be controlled using bits 7 to 4 of PWM0L.

3.22.3.3 PWM0 compare register H (PWM0H) (8-bit register)

- 1) The PWM0 compare register H controls the fundamental wave pulse width of PWM0.
- 2) When bits 7 to 4 of PWM0L are all fixed at 0, PWM0 can be used as period-programmable 8-bit PWM that is controlled by PWM0H.

3.22.3.4 PWM1 compare register L (PWM1L) (4-bit register)

- 1) The PWM1 compare register L controls the additional pulses of PWM1.
- 2) PWM1L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- 3) When the PWM1 control bit (PWM0C: FE24, bit 3) is set to 0, the output of PWM1 (ternary) can be controlled using bits 7 to 4 of PWM1L.

3.22.3.5 PWM1 compare register H (PWM1H) (8-bit register)

- 1) The PWM1 compare register H controls the fundamental pulse width of PWM1.
- 2) When bits 7 to 4 of PWM1L are all fixed at 0, PWM1 can be used as period-programmable 8-bit PWM that is controlled by PWM1H.

3.22.3.6 PWM01 port input register (PWM01P) (2-bit register)

- 1) PWM0 data can be read into this register as bit 0.
- 2) PWM1 data can be read into this register as bit 1.

3.22.4 Related Registers

3.22.4.1 PWM0/PWM1 control register (PWM0C) (8-bit register)

1) The PWM0/PWM1 control register controls the operation and interrupts of PWM0 and PWM1.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE24	0000 0000	R/W	PWM0C	PWM0C7	PWM0C6	PWM0C5	PWM0C4	ENPWM1	ENPWM0	PWM0OV	PWM0IE

PWM0C7 to PWM0C4 (bits 7 to 4): PWM0/PWM1 period control

• Fundamental wave period = (Value represented by (PWM0C7 to PWM0C4) + 1) $\times \frac{16}{3}$ Tcyc

• Overall period = Fundamental wave period × 16

ENPWM1 (bit 3): PWM1 operation control

• When this bit is set to 1, PWM1 is activated.

• When this bit is set to 0, the PWM1 output (ternary) can be controlled using bits 7 to 4 of PWM1L.

ENPWM0 (bit 2): PWM0 operation control

• When this bit is set to 1, PWM0 is activated.

• When this bit is set to 0, the PWM0 output (ternary) can be controlled using bits 7 to 4 of PWM0L.

PWM0OV (bit 1): PWM0/PWM1 overflow flag

• This bit is set at the interval equal to the overall period of PWM.

• This flag must be cleared with an instruction.

PWM0IE (bit 0): PWM0/PWM1 interrupt request enable control

An interrupt request to vector addresses 004BH is generated when this bit and PWM0OV are set to 1.

3.22.4.2 PWM0 compare register L (PWM0L) (4-bit register)

1) The PWM0 compare register L controls the additional pulses of PWM0.

2) PWM0L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.

3) When the PWM0 control bit (PWM0C: FE24, bit 2) is set to 0, the output of PWM0 (ternary) can be controlled using bits 7 to 4 of PWM0L.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE20	0000 НННН	R/W	PWM0L	PWM0L3	PWM0L2	PWM0L1	PWM0L0	-	-	-	-

PWM0 Output	ENPWM0 FE24, bit 2	PWM0L3 FE20, bit 7	PWM0L2 FE20, bit 6	PWM0L1/ PWM0L0 FE20, bits 5 & 4
HI-Z	0	_	0	_
Low	0	0	1	0, 0
High	0	1	1	0, 0

3.22.4.3 PWM0 compare register H (PWM0H) (8-bit register)

- 1) The PWM0 compare register H controls the fundamental wave pulse width of PWM0. Fundamental wave pulse width = (Value represented by PWM0H7 to PWM0H 0) $\times \frac{1}{3}$ Tcyc
- 2) When bits 7 to 4 of PWM0L are all fixed at 0, PWM0 can be used as period-programmable 8-bit PWM that is controlled by PWM0H.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE21	0000 0000	R/W	PWM0H	PWM0H7	PWM0H6	PWM0H5	PWM0H4	PWM0H3	PWM0H2	PWM0H1	PWM0H0

3.22.4.4 PWM1 compare register L (PWM1L) (4-bit register)

- 1) The PWM1 compare register L controls the additional pulses of PWM1.
- 2) PWM1L is assigned bits 7 to 4 and all of its lower-order 4 bits are apparently set to 1 when it is read.
- 3) When the PWM1 control bit (PWM0C: FE24, bit 3) is set to 0, the output of PWM1 (ternary) can be controlled using bits 7 to 4 of PWM1L.


Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE22	0000 НННН	R/W	PWM1L	PWM1L3	PWM1L2	PWM1L1	PWM1L0	-	-	-	-

PWM1 Output	ENPWM1 FE24, bit 3	PWM1L3 FE22, bit 7	PWM1L2 FE22, bit 6	PWM1L1/ PWM1L0 FE22, bits 5 & 4
HI-Z	0	_	0	_
Low	0	0	1	0, 0
High	0	1	1	0, 0

3.22.4.5 PWM1 compare register H (PWM1H) (8-bit register)

- 1) The PWM1 compare register H controls the fundamental wave pulse width of PWM1. Fundamental wave pulse width = (Value represented by PWM1H7 to PWM1H0) $\times \frac{1}{3}$ Tcyc
- 2) When bits 7 to 4 of PWM1L are all fixed at 0, PWM1 can be used as period-programmable 8-bit PWM that is controlled by PWM1H.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE23	0000 0000	R/W	PWM1H	PWM1H7	PWM1H6	PWM1H5	PWM1H4	PWM1H3	PWM1H2	PWM1H1	PWM1H0



3.22.5 Setting Up the PWM0 and PWM1 Output Ports

1) The PA0 to PA3 settings and conditions for generating PWM0 outputs are summarized below.

	Register Da	ta	DAn State (n. 0.2)				
PAn	PAnDDR	PAnFCR	PAn State (n=0-3)				
0	1	0	Low				
0	1	1	PWM0 output data				
1	1	0	High/Open (CMOS/N-channel open drain)				
1	1	1	High/Open (CMOS/N-channel open drain)				


2) The PA4 to PA7 settings and conditions for generating PWM1 outputs are summarized below.

	Register Dat	ta	DA - Ctata (n. 4.7)
PAn	PAnDDR	PAnFCR	PAn State (n=4-7)
0	1	0	Low
0	1	1	PWM1 output data
1	1	0	High/Open (CMOS/N-channel open drain)
1	1	1	High/Open (CMOS/N-channel open drain)

- The 12-bit PWM has the following waveform structure:
 - The overall period consists of 16 fundamental wave periods.
 - A fundamental wave period is represented by an 8-bit PWM. (PWM compare register H) (PWMH)
 - 4 bits are used to designate the fundamental wave period to which additional pulses are to be added. (PWM compare register L) (PWML)


12-bit register structure → (PWMH), (PWML) = XXXX XXXX, XXXX (12 bits)

- How pulses are added to the fundamental wave periods (Example 1)
 - PWM compare register H (PWMH) = 00 [H]
 - PWM compare register L (PWML) = 0 to F [H]



PWM01

- How pulses are added to fundamental wave periods
 - PWM compare register H (PWMH) = 01 [H]
 - PWM compare register L (PWML) = 0 to F [H]




• The fundamental wave period is variable within the range of $\frac{(16\text{ to }256)}{3}$ Tcyc.

Fundamental wave period = (Value represented by PWM0C7 to PWM0C4 + 1) $\times \frac{16}{3}$ Tcyc

- The overall period can be changed by changing the fundamental wave period.
- The overall period is made up of 16 fundamental wave periods.


Examples:

- Wave comparison when the 12-bit PWM contains 237[H].
 12-bit register configuration → (PWMH), (PWML) = 237[H]
- 1. Pulse added system (this series)



2. Ordinary system

Since the ripple component of the integral output in this system is greater than that of the pulse added system as seen from the figure below, the pulse added system is considered better for motor-controlling uses.



3.23 PWM4/PWM5

3.23.1 Overview

This series of microcontrollers incorporates two 12-bit PWMs, named PWM4 and PWM5. Each PWM is made up of a PWM generator circuit that generates multi-frequency 8-bit fundamental PWM waves and a 4-bit additional pulse generator.

3.23.2 Functions

- 1) PWM4: Fundamental wave PWM mode (register PWM4L=0)
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $(\frac{16}{3})$ Tcyc increments, common to PWM5)
 - High-level pulse width = 0 to (Fundamental wave period $-\frac{1}{3}$)Tcyc (programmable in $(\frac{1}{3})$ Tcyc increments)
- 2) PWM4: Fundamental wave + Additional pulse PWM mode
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $(\frac{16}{3})$ Tcyc increments, common to PWM5)
 - Overall period = Fundamental wave period × 16
 - High-level pulse width = 0 to (Overall period $-\frac{1}{3}$)Tcyc (programmable in $(\frac{1}{3})$ Tcyc increments)
- 3) PWM5: Fundamental wave PWM mode (register PWM5L=0)
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $(\frac{16}{3})$ Tcyc increments, common to PWM4)
 - High-level pulse width = 0 to (Fundamental wave period $-\frac{1}{3}$)Tcyc (programmable in $(\frac{1}{3})$ Tcyc increments)
- 4) PWM5: Fundamental wave + Additional pulse PWM mode
 - Fundamental wave period = $\frac{(16 \text{ to } 256)}{3}$ Tcyc (programmable in $(\frac{16}{3})$ Tcyc increments, common to PWM4)
 - Overall period = Fundamental wave period × 16
 - High-level pulse width = 0 to (Overall period $-\frac{1}{3}$)Tcyc (programmable in $(\frac{1}{3})$ Tcyc increments)
- 5) Interrupt generation
 - Interrupt requests are generated at the intervals equal to the overall PWM period if the interrupt request enable bit is set.
- 6) To control PWM4 and PWM5, it is necessary to manipulate the following special function registers.
 - PWM4L, PWM4H, PWM5L, PWM5H, PWM4C, P3DDR, P3

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE72	0000 HHHH	R/W	PWM4L	PWM4L3	PWM4L2	PWM4L1	PWM4L0	-	-	-	-
FE73	0000 0000	R/W	PWM4H	PWM4H7	PWM4H6	PWM4H5	PWM4H4	PWM4H3	PWM4H2	PWM4H1	PWM4H0
FE74	0000 НННН	R/W	PWM5L	PWM5L3	PWM5L2	PWM5L1	PWM5L0	-	-	-	-
FE75	0000 0000	R/W	PWM5H	PWM5H7	PWM5H6	PWM5H5	PWM5H4	PWM5H3	PWM5H2	PWM5H1	PWM5H0
FE76	0000 0000	R/W	PWM4C	PWM4C7	PWM4C6	PWM4C5	PWM4C4	ENPWM5	ENPWM4	PWM4OV	PWM4IE

3.23.3 Circuit Configuration

3.23.3.1 PWM4/PWM5 control register (PWM4C) (8-bit register)

1) The PWM4/PWM5 control register controls the operation and interrupts of PWM4 and PWM5.

3.23.3.2 PWM4 compare register L (PWM4L) (4-bit register)

- 1) The PWM4 compare register L controls the additional pulses of PWM4.
- 2) PWM4L is assigned bits 7 to 4 and all of its lower-order 4 bits are set to 1 when read.

3.23.3.3 PWM4 compare register H (PWM4H) (8-bit register)

- 1) The PWM4 compare register H controls the fundamental wave pulse width of PWM4.
- 2) When bits 7 to 4 of PWM4L are all fixed at 0, PWM4 can be used as period-programmable 8-bit PWM that is controlled by PWM4H.

3.23.3.4 PWM5 compare register L (PWM5L) (4-bit register)

- 1) The PWM5 compare register L controls the additional pulses of PWM5.
- 2) PWM5L is assigned bits 7 to 4 and all of its lower-order 4 bits are set to 1 when read.

3.23.3.5 PWM5 compare register H (PWM5H) (8-bit register)

- 1) The PWM5 compare register H controls the fundamental wave pulse width of PWM5.
- 2) When bits 7 to 4 of PWM5L are all fixed at 0, PWM5 can be used as period-programmable 8-bit PWM that is controlled by PWM5H.

3.23.4 Related Registers

3.23.4.1 PWM4/PWM5 control register (PWM4C) (8-bit register)

1) The PWM4/PWM5 control register controls the operation and interrupts of PWM4 and PWM5.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE76	0000 0000	R/W	PWM4C	PWM4C7	PWM4C6	PWM4C5	PWM4C4	ENPWM5	ENPWM4	PWM4OV	PWM4IE

PWM4C7 to PWM4C4 (bits 7 to 4): PWM4/PWM5 period control

- Fundamental wave period = (Value represented by (PWM4C7 to PWM4C4) + 1) $\times (\frac{16}{3})$ Tcyc
- Overall period = Fundamental wave period \times 16

ENPWM5 (bit 3): PWM5 operation control

- When this bit is set to 1, the PWM5 is activated.
- When this bit is set to 0, the PWM5 is deactivated.

ENPWM4 (bit 2): PWM4 operation control

- When this bit is set to 1, the PWM4 is activated.
- When this bit is set to 0, the PWM4 is deactivated.

PWM4OV (bit 1): PWM4/PWM5 overflow flag

- This bit is set at the interval equal to the overall period of PWM.
- This flag must be cleared with an instruction.

PWM4IE (bit 0): PWM4/PWM5 interrupt request enable control

An interrupt request to vector addresses 0043H is generated when this bit and PWM4OV are set to 1.

3.23.4.2 PWM4 compare register L (PWM4L) (4-bit register)

- 1) The PWM4 compare register L controls the additional pulses of PWM4.
- 2) PWM4L is assigned bits 7 to 4 and all of its lower-order 4 bits are set to 1 when read.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE72	0000 НННН	R/W	PWM4L	PWM4L3	PWM4L2	PWM4L1	PWM4L0	-	-	-	-

3.23.4.3 PWM4 compare register H (PWM4H) (8-bit register)

- 1) The PWM4 compare register H controls the fundamental wave pulse width of PWM4. Fundamental wave pulse width = (Value represented by PWM4H7 to PWM4H0) × $(\frac{1}{2})$ Tcyc
- 2) When bits 7 to 4 of PWM4L are all fixed at 0, PWM4 can be used as period-programmable 8-bit PWM that is controlled by PWM4H.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE73	0000 0000	R/W	PWM4H	PWM4H7	PWM4H6	PWM4H5	PWM4H4	PWM4H3	PWM4H2	PWM4H1	PWM4H0

3.23.4.4 PWM5 compare register L (PWM5L) (4-bit register)


- 1) The PWM5 compare register L controls the additional pulses of PWM5.
- 2) PWM5L is assigned bits 7 to 4 and all of its lower-order 4 bits are set to 1 when read.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE74	0000 НННН	R/W	PWM5L	PWM5L3	PWM5L2	PWM5L1	PWM5L0	-	-	-	-

3.23.4.5 PWM5 compare register H (PWM5H) (8-bit register)

- 1) The PWM5 compare register H controls the fundamental wave pulse width of PWM5. Fundamental wave pulse width =(Value represented by PWM5H7 to PWM5H0) $\times (\frac{1}{3})$ Tcyc
- 2) When bits 7 to 4 of PWM5L are all fixed at 0, PWM5 can be used as period-programmable 8-bit PWM that is controlled by PWM5H.

Address	Initial Value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE75	0000 0000	R/W	PWM5H	PWM5H7	PWM5H6	PWM5H5	PWM5H4	PWM5H3	PWM5H2	PWM5H1	PWM5H0



3.23.5 Setting Up the PWM4 and PWM5 Output Ports

1) The P30 settings and conditions for generating PWM4 outputs are summarized below.

	Reg	ister Data		B20 C4-4-			
P30	P30DDR	ENPWM4	PWM4L2	P30 State			
0	1	0	0	Low			
0	1	1	-	PWM4 output data			
1	1	0	-	High/Open (CMOS/N-channel open drain)			
1	1	1	-	High/Open (CMOS/N-channel open drain)			

PWM45


2) The P31 settings and conditions for generating PWM5 outputs are summarized below.

	Regi	ster Data		D24 C4-4-
P31	P31DDR	ENPWM5	PWM5L2	P31 State
0	1	0	0	Low
0	1	1	-	PWM5 output data
1	1	0	-	High/Open (CMOS/N-channel open drain)
1	1	1	-	High/Open (CMOS/N-channel open drain)

- The 12-bit PWM has the following waveform structure:
 - The overall period consists of 16 fundamental wave periods.
 - A fundamental wave period is represented by an 8-bit PWM. (PWM compare register H) (PWMH)
 - 4 bits are used to designate the fundamental wave period to which additional pulses are to be added. (PWM compare register L) (PWML)


12-bit register structure \rightarrow (PWMH), (PWML) = XXXX XXXX, XXXX (12 bits)

- How pulses are added to the fundamental wave periods (Example 1)
 - PWM compare register H (PWMH) = 00 [H
 - PWM compare register L (PWML) = 0 to F [H]



PWM45

- How pulses are added to fundamental wave periods
 - PWM compare register H (PWMH) = 01 [H]
 - PWM compare register L (PWML) = 0 to F [H]




• The fundamental wave period is variable within the range of $\frac{(16\text{ to }256)}{3}$ Tcyc.

Fundamental wave period = (Value represented by PWM0C7 to PWM0C4 + 1) $\times \frac{16}{3}$ Tcyc

- The overall period can be changed by changing the fundamental wave period.
- The overall period is made up of 16 fundamental wave periods.


Examples:

- Wave comparison when the 12-bit PWM contains 237[H].
 12-bit register configuration → (PWMH), (PWML) = 237[H]
- 1. Pulse added system (this series)



2. Ordinary system

Since the ripple component of the integral output in this system is greater than that of the pulse added system as seen from the figure below, the pulse added system is considered better for motor-controlling uses.



3.24 AD Converter (ADC12)

3.24.1 Overview

This series of microcontrollers incorporates a 12-bit resolution AD converter that has the features listed below. It allows the microcontroller to take in analog signals easily.

- 1) 12-bit resolution
- 2) Successive approximation
- 3) AD conversion mode select (resolution switching)
- 4) 16-channel analog input
- 5) Conversion time select
- 6) Automatic reference voltage generation control

3.24.2 Functions

- 1) Successive approximation
 - The ADC has a resolution of 12 bits.
 - Requires some conversion time.
 - The conversion results are placed in the AD conversion result registers (ADRLC, ADRHC).
- 2) AD conversion mode select (resolution switching)

The AD converter supports two AD conversion modes: 12- and 8-bit conversion modes so that the appropriate conversion resolution can be selected according to the operating conditions of the application. The AD mode register (ADMRC) is used to select the AD conversion mode.

3) 7-channel analog input

The signal to be converted is selected using the AD control register (ADCRC) out of 16 types of analog signals that are supplied from P8 and PB pins.

4) Conversion time select

The AD conversion time can be set to 1/1 to 1/128 (frequency division ratio). The AD mode register (ADMRC) and AD conversion result register low byte (ADRLC) are used to select the conversion time for appropriate AD conversion.

5) Automatic reference voltage generation control

The ADC incorporates a reference voltage generator that automatically generates the reference voltage when an AD conversion starts and stops the generation when the conversion ends. Accordingly, set/reset control of reference voltage generation is not necessary. Also, there is no need to supply reference voltage externally.

- 6) It is necessary to manipulate the following special function registers to control the AD converter.
 - ADCRC, ADMRC, ADRLC, ADRHC

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE58	FE58 0000 0000	R/W	ADCRC	AD	AD	AD	AD	ADCR3	AD	AD	ADIE
1 1230	0000 0000	0 0000 R/W	ADCKC	CHSEL3	CHSEL2	CHSEL1	CHSEL0	ADCRS	START	ENDF	
FE59	0000 0000	R/W	ADMRC	ADMD4	ADMD3	ADMD2	ADMD1	ADMD0	ADMR2	ADTM1	ADTM0
FE5A	0000 0000	R/W	ADRLC	DATAL3	DATAL2	DATAL1	DATAL0	ADRL3	ADRL2	ADRL1	ADTM2
FE5B	0000 0000	R/W	ADRHC	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

3.24.3 Circuit Configuration

3.24.3.1 AD conversion control circuit

1) The AD conversion control circuit runs in two modes: 12- and 8-bit AD conversion modes.

3.24.3.2 Comparator circuit

The comparator circuit consists of a comparator that compares the analog input with the reference voltage and a control circuit that controls the reference voltage generator circuit and the conversion results. The end of conversion bit (ADENDF) of the AD control register (ADCRC) is set when an analog input channel is selected and the AD conversion ends in the conversion time designated by the conversion time control register. The conversion results are placed in the AD conversion result registers (ADRHC, ADRLC).

3.24.3.3 Multiplexer 1 (MPX1)

1) Multiplexer 1 is used to select the analog signal to be subject to AD conversion from 16 channels of analog signals.

3.24.3.4 Automatic reference voltage generator circuit

1) The reference voltage generator circuit consists of a network of ladder resistors and a multiplexer (MPX2) and generates the reference voltage that is supplied to the comparator circuit. Generation of the reference voltage is automatically started when an AD conversion starts and stopped when the conversion ends. The reference voltage output ranges from VDD to VSS.

3.24.4 Related Registers

3.24.4.1 AD control register (ADCRC)

1) The AD control register is an 8-bit register that controls the operation of the AD converter.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE58	0000 0000	R/W	ADCRC	AD	AD	AD	AD	ADCR3	AD	AD	ADIE
1 1230	0000 0000	10/ 11	ADCKC	CHSEL3	CHSEL2	CHSEL1	CHSEL0	ADCKS	START	ENDF	ADIL

ADCHSEL3 (bit 7):
ADCHSEL2 (bit 6):
ADCHSEL1 (bit 5):
ADCHSEL0 (bit 4):

AD conversion input signal select

These 4 bits are used to select the signal to be subject to AD conversion.

ADCHSEL3	ADCHSEL2	ADCHSEL1	ADCHSEL0	Signal Input Pin
0	0	0	0	P90/AN0
0	0	0	1	P81/AN1
0	0	1	0	P82/AN2
0	0	1	1	P83/AN3
0	1	0	0	P84/AN4
0	1	0	1	P85/AN5
0	1	1	0	P86/AN6
0	1	1	1	P87/AN7
1	0	0	0	PB0/AN8
1	0	0	1	PB1/AN9
1	0	1	0	PB2/AN10
1	0	1	1	PB3/AN11
1	1	0	0	PB4/AN12
1	1	0	1	PB5/AN13
1	1	1	0	PB6/AN14
1	1	1	1	PB7/AN15

ADCRC3 (bit 3): Fixed bit

This bit must always be set to 0.

ADSTART (bit 2): AD converter operation control

This bit starts (1) or stops (0) AD conversion processing. Setting this bit to 1 starts AD conversion. It is is reset automatically when the AD conversion ends. The time specified by the conversion time control register is required to complete the conversion. The conversion time is defined using three bits, i.e., the ADTM2 bit (bit 0) of the AD conversion result register low byte (ADRLC) and the ADTM1 (bit 1) and ADTM0 (bit 0) of the AD mode register (ADMRC).

Setting this bit to 0 stops the AD conversion. No correct conversion results can be obtained if this bit is cleared when AD conversion is performed.

Never clear this bit or place the microcontroller in HALT or HOLD mode when the AD conversion processing is in progress.

ADENDF (bit 1): End of AD conversion flag

This bit identifies the end of AD conversion. It is set (1) when AD conversion is terminated. Then, an interrupt request to vector address 0043H is generated if ADIE is set to 1. If ADENDF is set to 0, it indicates that no AD conversion is in progress.

This flag must be cleared with an instruction.

ADIE (bit 0): AD conversion interrupt request enable control

An interrupt request to vector address 0043H is generated when this bit and ADENDF are set to 1.

Notes:

- Setting ADCHSEL3 to ADCHSEL0 to any value between '1010' and '1111' is inhibited...
- Do not place the microcontroller in HALT or HOLD mode with ADSTART set to 1. Make sure that ADSTART is set to 0 before putting the microcontroller in HALT or HOLD mode.

3.24.4.2 AD mode register (ADMRC)

1) The AD mode register is an 8-bit register for controlling the operation mode of the AD converter.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE59	0000 0000	R/W	ADMRC	ADMD4	ADMD3	ADMD2	ADMD1	ADMD0	ADMR2	ADTM1	ADTM0

ADMD4 (bit 7): Fixed bit

This bit must always be set to 0.

ADMD3 (bit 6): AD conversion mode control (resolution select)

This bit selects the AD converter resolution between 12-bit AD conversion mode (0) and 8-bit AD conversion mode (1).

When this bit is set to 1, the AD converter serves as an 8-bit AD converter. The conversion results are placed only in the AD conversion result register high byte (ADRHC); the contents of the AD conversion result register low byte (ADRLC) remain unchanged.

When this bit is set to 0, the AD converter serves as a 12-bit AD converter. The conversion results are placed in the AD conversion result register high byte (ADRHC) and the higher-order 4 bits of the AD conversion result register low byte (ADRLC).

ADMD2 (bit 5): Fixed bit

This bit must always be set to 0.

ADMD1 (bit 4): Fixed bit

This bit must always be set to 0.

ADMD0 (bit 3): Fixed bit

This bit must always be set to 0.

ADMR2 (bit 2): Fixed bit

This bit must always be set to 0.

ADTM1 (bit 1): ADTM0 (bit 0): AD conversion time control

These bits and ADTM2 (bit 0) of the AD conversion result register low byte (ADRLC) define the conversion time.

ADRLC Register	ADMRC	Register	Frequency Division Ratio
ADTM2	ADTM1	ADTM0	
0	0	0	1/1
0	0	1	1/2
0	1	0	1/4
0	1	1	1/8
1	0	0	1/16
1	0	1	1/32
1	1	0	1/64
1	1	1	1/128

Conversion time calculation formulas

12-bit AD conversion mode: Conversion time = ((52/(division ratio)) + 2) × (1/3) × Tcyc
 8-bit AD conversion mode: Conversion time = ((32/(division ratio)) + 2) × (1/3) × Tcyc

Notes:

- The conversion time is doubled in the following cases:
 - AD conversion is carried out in 12-bit AD conversion mode for the first time after a system reset.
 - 2) AD conversion is carried out for the first time after the conversion mode is switched from 8-bit to 12-bit AD conversion mode.
- The conversion time determined by the above formula is taken in the second and subsequent conversions or in AD conversions that are carried out in 8-bit AD conversion mode.

3.24.4.3 AD conversion result register low byte (ADRLC)

- 1) The AD conversion result register low byte is used to hold the lower-order 4 bits of the results of an AD conversion carried out in 12-bit AD conversion mode and to control the conversion time.
- 2) Since the data in this register is not established during an AD conversion, the conversion results must be read out only after the AD conversion is completed.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5A	0000 0000	R/W	ADRLC	DATAL3	DATAL2	DATAL1	DATAL0	ADRL3	ADRL2	ADRL1	ADTM2

DATAL3 (bit 7):
DATAL2 (bit 6):
DATAL1 (bit 5):
DATAL0 (bit 4):

Lower-order 4 bits of AD conversion results

ADRL3 (bit 3): Fixed bit

This bit must always be set to 0.

ADRL2 (bit 2): Fixed bit

This bit must always be set to 0.

ADRL1 (bit 1): Fixed bit

This bit must always be set to 0.

ADTM2 (bit 0): AD conversion time control

This bit and ADTM1 (bit 1) and ADTM0 (bit 0) of the AD mode register (ADMRC) are used to control the conversion time. See the subsection on the AD mode register for the procedure to set the conversion time.

Note:

• The conversion results data contains some errors (quantization error + combination error). Be sure to use only valid conversion results while referring to the latest "SANYO Semiconductor Data Sheet."

3.24.4.4 AD conversion result register high byte (ADRHC)

- 1) The AD conversion result register high byte is used to hold the higher-order 8 bits of the results of an AD conversion that is carried out in 12-bit AD conversion mode. The register stores the whole 8 bits of an AD conversion that is carried out in 8-bit AD conversion mode.
- 2) Since the data in this register is not established during an AD conversion, the conversion results must be read out only after the AD conversion is completed.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE5B	0000 0000	R/W	ADRHC	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

3.24.5 AD Conversion Example

3.24.5.1 12-bit AD conversion mode

- 1) Setting up the 12-bit AD conversion mode
 - Set the ADMD3 (bit 6) of the AD mode register (ADMRC) to 0.
- 2) Setting up the conversion time
 - To set the conversion time to 1/32, set ADTM2 (bit 0) of the AD conversion result register low byte to 1, ADTM1 (bit 1) of the AD mode register to 0, and ADTM0 (bit 0) of the AD mode register to 1.
- 3) Setting up the input channel
 - When using AD channel input AN5, set AD control register ADCRC: ADCHSEL3 (bit 7) to 0, ADCHSEL2 (bit 6) to 1, ADCHSEL1 (bit 5) to 0, and ADCHSEL0 (bit 4) to 1.
- 4) Starting AD conversion
 - Set ADSTART (bit 2) of the AD control register (ADCRC) to 1.
 - The conversion time is doubled after a system reset and when the AD conversion is carried out for the first time after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode. The conversion time determined by the formula is taken in the second and subsequent conversions.
- 5) Testing the end of AD conversion flag
 - Monitor ADENDF (bit 1) of the AD control register (ADCRC) until it is set to 1.
 - Clear the end of conversion flag (ADENDF) to 0 after confirming that the ADENDF flag (bit 1) is set to 1.
- 6) Reading the AD conversion results
 - Read the AD conversion result high byte register (ADRHC) and AD conversion result low byte register (ADRLC). Since the conversion result data contains some errors (quantization error + combination error), use only the valid part of the conversion data selected according to the specifications given in the latest "SANYO Semiconductors Data Sheet."
 - Pass the above read data to the application software processing.
 - Return to step 4) to repeat the conversion processing.

3.24.6 Hints on the Use of the ADC

- The conversion time that the user can select varies depending on the frequency of the cycle clock.
 When preparing a program, refer to the latest edition of "SANYO Semiconductor Data Sheet" to
 select an appropriate conversion time.
- 2) Setting ADSTART to 0 while conversion is in progress will stop the conversion function.
- 3) Do not place the microcontroller in HALT or HOLD mode while AD conversion processing is in progress. Make sure that ADSTART is set to 0 before putting the microcontroller in HALT or HOLD mode.
- 4) ADSTART is automatically reset and the AD converter stops operation if a reset is triggered while AD conversion processing is in progress.
- 5) When conversion is finished, end of AD conversion flag (ADENDF) is set and, at the same time, the AD conversion operation control bit (ADSTART) is reset. The end of conversion condition can be identified by monitoring ADENDF. An interrupt request to vector address 0043H is generated at the end of conversion by setting ADIE.
- 6) The conversion time is doubled in the following cases:
 - The AD conversion is carried out in 12-bit AD conversion mode for the first time after a system reset.
 - The AD conversion is carried out for the first time after AD conversion mode is switched from 8-bit to 12-bit AD conversion mode.

The conversion time determined by the formula given in the paragraph entitled "Conversion time calculation formulas" is taken in the second and subsequent conversions or in the AD conversions that are carried out in 8-bit AD conversion mode.

- 7) The conversion result data contains some errors (quantization error + combination error). Be sure to use only valid conversion results while referring to the latest "SANYO Semiconductor Data Sheet."
- 8) Make sure that only input voltages that fall within the specified range are supplied to P80/AN0 to P87/AN7, and PB0/AN8 to PB7/AN15 pins. Application of a voltage greater than VDD or lower than VSS to an input pin may exert adverse influences on the converted value of the channel in question or other channels.
- 9) Take the following measures to prevent reduction in conversion accuracy due to noise interferences:
 - Add external bypass capacitors of several μF plus thousands pF near the VDD1 and VSS1 pins (as close as possible, desirably 5 mm or less).
 - Add external low-pass filters (RC) or capacitors, most suitable for noise reduction, immediately close to the analog input pins. To minimize the adverse coupling influences, use a ground that is free of noise interferences as the ground for the capacitors (rough standard values are: R = less than $5 \text{ k}\Omega$, C=1000 pF to $0.1 \mu \text{ F}$).
 - Do not lay analog signal lines close to, in parallel with, or in a crossed arrangement with digital pulse signal lines or signal lines in which large current changes can occur. Shield both ends of analog signal lines with noise-free ground shields.
 - Make sure that no digital pulses are applied to or generated out of pins adjacent to the analog input pin that is being subject to conversion.

- Correct conversion results may not be obtained because of noise interferences if the state of port outputs is changing. To minimize the adverse influences of noise interferences, it is necessary to keep the line resistance across the power supply and the VDD pins of the microcontroller at minimum. This should be kept in mind when designing an application circuit.
- Adjust the amplitudes of the voltage at the oscillator pin and the I/O voltages at the other pins so that they fall within the voltage range between VDD and VSS.
- 10) To obtain valid conversion data, perform conversion operations on the input several times, discard the maximum and minimum values of the conversion results, and take an average of the remaining data.

ADC12

4. Control Functions

4.1 Interrupt Function

4.1.1 Overview

This series of microcontrollers has the capacity to control three levels of multiple interrupts, i.e., low level (L), high level (H), and highest level (X).

The master interrupt enable and interrupt priority control registers are used to enable or disable interrupts and determine the priority of interrupts.

The interrupt source flag register shows a list of interrupt source flags that can be examined to identify the interrupt source associated with the vector address that is used at the time of an interrupt.

4.1.2 Functions

- 1) Interrupt processing
 - Peripheral modules generate an interrupt request to the predetermined vector address when the interrupt request and interrupt request enable flags are set to 1.
 - When the microcontroller receives an interrupt request from a peripheral module, it determines the interrupt level, priority and interrupt enable status of the interrupt. If the interrupt request is legitimate for processing, the microcontroller saves the value of PC in the stack and causes a branch to the predetermined vector address.
 - The return from the interrupt routine is accomplished by the RETI instruction, which restores the old state of the PC and interrupt level.

2) Multilevel interrupt control

• The interrupt function supports three levels of interrupts, that is, the low level (L), high level (H), and highest level (X). The interrupt function will not accept any interrupt request of the same level or lower level than that of the interrupt that is currently being processed.

3) Interrupt priority

• When interrupt requests to two or more vector addresses occur at the same time, the interrupt request of the highest level takes precedence over the other interrupt requests. Among the interrupt requests of the same level, the one whose vector address is the smallest has priority.

4) Interrupt request enable control

- The master interrupt enable register can be used to control enabling/disabling of H- and L-level interrupt requests.
- Interrupt requests of the X-level cannot be disabled.

5) Interrupt disable period

- Interrupts are held disabled for a period of 2Tcyc after a write operation is performed to the IE (FE08H) or IP (FE09H) register, or HOLD mode is released.
- No interrupt can occur during the interval between the execution of an instruction that loads the PCON (FE07H) register and the execution of the next instruction.
- No interrupt can occur during the interval between the execution of a RETI instruction and the
 execution of the next instruction.

Interrupt

- 6) Interrupt level control
 - Interrupt levels can be selected on a vector address basis.

Table of Interrupts

No.	Vector	Selectable Level	Interrupt Sources
1	00003Н	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/INT4/T0L
4	0001BH	H or L	INT3/INT5/base timer 0/base timer1 /RTC
5	00023Н	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033Н	H or L	SIO0/UART1 receive/ UART2 receive
8	0003BH	H or L	SIO1/UART1 transmit/ UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4,PWM5
10	0004BH	H or L	Port 0/T4/T5/PWM1,PWM0/SPI

- Priority levels: X > H > L
- When interrupts of the same level occur at the same time, an interrupt with a smaller vector address is given priority.
- 7) Interrupt source list

The IFLGR register (FE05) is used to show a list of interrupt source flags related to the vector address that is used at the time of an interrupt.

- 8) To show a list of interrupt sources, to enable interrupt, and to specify their priority, it is necessary to manipulate the following special function registers.
 - IFLGR, IE, IP

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE05	1111 1111	R	IFLGR	IFLGR7	IFLGR6	IFLGR5	IFLGR4	IFLGR3	IFLGR2	IFLGR1	IFLGR0
FE08	0000 HH00	R/W	ΙE	IE7	XFLG	HFLG	LFLG	-	-	XCNT1	XCNT0
FE09	0000 0000	R/W	IP	IP4B	IP43	IP3B	IP33	IP2B	IP23	IP1B	IP13

4.1.3 Circuit Configuration

4.1.3.1 Master interrupt enable control register (IE) (6-bit register)

- 1) The master interrupt enable control register enables and disables H- and L-level interrupts.
- 2) The interrupt level flag of the register can be read.
- 3) The register selects the level (L or X) of interrupts to vector addresses 00003H and 0000BH.

4.1.3.2 Interrupt priority control register (IP) (8-bit register)

1) The interrupt priority control register selects the level (H or L) of interrupts to vector addresses 00013H to 0004BH.

4.1.3.3 Interrupt source flag register (IFLGR) (8-bit register)

1) The interrupt source flag register shows a list of interrupt source flags related to the vector address that is used at the time of an interrupt.

4.1.4 Related Registers

4.1.4.1 Master interrupt enable control register (IE)

1) The master interrupt enable control register is a 6-bit register for controlling the interrupts. Bits 6 to 4 of this register are read only.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE08	0000 HH00	R/W	IE	IE7	XFLG	HFLG	LFLG	-	-	XCNT1	XCNT0

IE7 (bit 7): H-/L-level interrupt enable/disable control

- A 1 in this bit enables H- and L-level interrupt requests to be accepted.
- A 0 in this bit disables H- and L-level interrupt request to be accepted.
- X-level interrupt requests are always enabled regardless of the state of this bit.

XFLG (bit 6): X-level interrupt flag (R/O)

- This bit is set when an X-level interrupt is accepted and reset when execution returns from the processing of the X-level interrupt.
- This bit is read only. No instruction can rewrite the value of this bit directly.

HFLG (bit 5): H-level interrupt flag (R/O)

- This bit is set when an H-level interrupt is accepted and reset when execution returns from the processing of the H-level interrupt.
- This bit is read only. No instruction can rewrite the value of this bit directly.

LFLG (bit 4): L-level interrupt flag (R/O)

- This bit is set when an L-level interrupt is accepted and reset when execution returns from the processing of the L-level interrupt.
- This bit is read only. No instruction can rewrite the value of this bit directly.

(Bits 3, 2): These bits do not exist. They are always read as 1.

XCNT1 (bit 1): 0000BH interrupt level control flag

- A 1 in this bit sets all interrupts to vector address 0000BH to the L-level.
- A 0 in this bit sets all interrupts to vector address 0000BH to the X-level.

XCNT0 (bit 0): 00003H interrupt level control flag

- A 1 in this bit sets all interrupts to vector address 00003H to the L-level.
- A 0 in this bit sets all interrupts to vector address 00003H to the X-level.

4.1.4.2 Interrupt priority control register (IP)

1) The interrupt priority control register is an 8-bit register that selects the interrupt level (H/L) to vector addresses 00013H to 0004BH.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE09	0000 0000	R/W	IP	IP4B	IP43	IP3B	IP33	IP2B	IIP23	IP1B	IP13

	Interrupt Vector Address	IP Bit	Value	Interrupt Level
7	0004BH	IP4B	0	L
,	0004B11	11 7D	1	Н
6	00043H	IP43	0	L
O	0004311	11743	1	Н
5	0003BH	IP3B	0	L
3	ОООЗВП	IP3D	1	Н
4	00033H	IP33	0	L
4	0003311	11733	1	Н
3	0002BH	IP2B	0	L
3	0002BH	IP2D	1	Н
2	00023Н	IP23	0	L
2	00023FI	1123	1	Н
1	0001BH	IP1B	0	L
1	UUUIDII	II ID	1	Н
0	00013H	IP13	0	Ĺ
U	0001311	11 13	1	Н

4.1.4.3 Interrupt source flag register (IFLGR)

- 1) The interrupt source flag register is an 8-bit register that can be used to identify the interrupt source flag related to the vector address used in an interrupt state. The interrupt state is the state of the microcontroller in which either bit 4, 5, or 6 of the IE register (FE08) is set.
- 2) Reading this register when not in the interrupt state returns all 1s.
- 3) The interrupt source flag bit assignments are listed in Table 4.1.1, Interrupt Source Flag Bit Assignments. Bits to which no interrupt source flag is assigned return a 1 when read.
- 4) When in the interrupt state, the bit that is associated with the interrupt source is set to 1 and the bits that are not associated with the interrupt source are set to 0 (see the example shown on the next page for details).


Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE05	1111 1111	R	IFLGR	IFLGR7	IFLGR6	IFLGR5	IFLGR4	IFLGR3	IFLGR2	IFLGR1	IFLGR0

Table 4.1.1 Interrupt Source Flag Bit Assignments

Vector Address	BIT7	BIT6	ВІТ5	BIT4	ВІТ3	BIT2	BIT1	ВІТ0
00003H	-	-	-	-	-	INT0	-	-
0000BH	-	-	-		-	INT1	-	
00013H	-	-	-	T0L	INT4	INT2	-	ı
0001BH	-	RTC	BT1	BT0	INT5	INT3	-	1
00023H	-	-	-	1	1	ТОН	-	1
0002BH	-	-	-	1	T1H	T1L	-	1
00033H	-			UART2 receive	UART1 receive	SIO0	-	-
0003BH	-	-	UART2 transmit	UART1 transmit	-	SIO1	-	-
00043H	SPI	PWM4/PWM5	-	T7	Т6	ADC	-	1
0004BH	-	-	PWM0/PWM1	T5	T4	Port 0	-	-

Interrupt Source Flag Register (IFLGR) Processing Example

When interrupts INT0, INT2, T0L, and INT3 occurred



4.2 System Clock Generator Function

4.2.1 Overview

This series of microcontrollers incorporates four systems of oscillator circuits, i.e., the main clock oscillator, subclock oscillator (crystal oscillator and low-speed RC oscillator), high-speed RC oscillator, and variable modulation frequency RC (VMRC) oscillator as system clock generator circuits. The low-speed RC oscillator circuit, high-speed RC oscillator circuit, and VMRC oscillator circuit have internal resistors and capacitors, so that no external circuit is required.

The system clock can be selected from these four types of clock sources under program control. In this chapter, subclock oscillator means crystal oscillator and low-speed RC oscillator, and RC oscillator means high-speed RC oscillator.

4.2.2 Functions

- 1) System clock select
 - Allows the system clock to be selected under program control from four types of clocks generated by the main clock oscillator, subclock oscillator, RC oscillator, and VMRC oscillator.
- 2) System clock frequency division
 - Divides frequency of the oscillator clock selected as the system clock and supplies the resultant clock to the system as the system clock.
 - The frequency divider circuit is made up of two stages:


The first stage allows the selection of division ratios of $\frac{1}{1}$ or $\frac{1}{2}$.

The second stage allows the selection of division ratios of $\frac{1}{1}$, $\frac{1}{2}$, $\frac{1}{4}$, $\frac{1}{8}$, $\frac{1}{16}$, $\frac{1}{32}$, $\frac{1}{64}$, or $\frac{1}{128}$.

- 3) Oscillator circuit control
 - The four oscillator circuits are stopped or enabled independently by instructions.
- 4) Multiplexed input pin functions
 - The CF oscillator pin CF1 can also be used as an input port, and CF2 as an I/O port.
 - The crystal oscillator pin XT1 can also be used as an input port, and XT2 as an I/O port.
- 5) Oscillator circuit states by mode

Mode/clock	Main Clock	Subclock	RC Oscillator	VMRC Oscillator	System Clock
Reset	Stopped	Stopped	Running	Stopped	RC oscillator
Normal mode	Programmable	Programmable	Programmable	Programmable	Programmable
HALT	State established at entry time				
HOLD	Stopped	Stopped	Stopped	Stopped	Stopped
Immediately after exit from HOLD mode	State established at entry time	State established at entry time	Running	Stopped	RC oscillator
X'tal HOLD	Stopped	State established at entry time	Stopped	Stopped	Stopped
Immediately after exit from X'tal HOLD	State established at entry time				

Note: See Section 4.4," Standby Function," for the procedures to enter and exit the microcontroller operation modes



- 6) To control the system clock, it is necessary to manipulate the following special function registers.
 - PCON, CLKDIV, OCR, OCR2, SUBCNT
 - VMRCR, VMCTRL, VMCTRM, VMCTRH

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE07	НННН Н000	R/W	PCON	-	-	-	-	-	XTIDLE	PDN	IDLE
FE0C	НННН Н000	R/W	CLKDIV	-	-	ı	-	-	CLKDV2	CLKDV1	CLKDV0
FE0E	0000 XX00	R/W	OCR	CLKSGL	EXTOSC	CLKCB5	CLKCB4	XT2IN	XT1IN	RCSTOP	CFSTOP
FE43	00XX 0000	R/W	OCR2	OCR2B7	ECFOSC	CF2IN	CF1IN	CF2DR	CF2DT	XT2DR	XT2DT
FE7C	0000 0000	R/W	OCR3	FIX0	FIX0	FIX0	FIX0	XTLAMP	FIX0	FIX0	FIX0
FEB4	0000 0000	R/W	VMRCR	VMRCSEL	VMRCST	VMRAJ2	VMRAJ1	VMRAJ0	VMFAJ2	VMFAJ1	VMFAJ0
FEB5	0000 0000	R	VMCTRL	VMCTR07	VMCTR06	VMCTR05	VMCTR04	VMCTR03	VMCTR02	VMCTR01	VMCTR00
FEB6	0000 0000	R	VMCTRM	VMCTR15	VMCTR14	VMCTR13	VMCTR12	VMCTR11	VMCTR10	VMCTR09	VMCTR08
FEB7	0000 0000	R/W	VMCTRH	VMAJST	VMAJEND	VMSL4M	FIX0	VMCTROV	VMCTR18	VMCTR17	VMCTR16
FEE1	ННН0 0000	R/W	SUBCNT	-	-	-	SL500K	SXTCNT1	SXTCNT0	SELSRC	STASRC

4.2.3 Circuit Configuration

4.2.3.1 Main clock oscillator circuit

- 1) The main clock oscillator circuit is ready for oscillation by connecting a ceramic resonator and a capacitor to the CF1 and CF2 pins.
- 2) The state of the CF1 and CF2 pins can be read as bits 4 and 5 of the register OCR2.
- 3) The CF2 pin can carry a general-purpose output signal (N-channel open drain).
- 4) When 1), 2), or 3) above is not to be used, CF1 must be connected to VDD, CF2 must be released, and bit 6 of the OCR2 register must be set.

4.2.3.2 Subclock oscillator circuit

- · Crystal oscillator circuit
- 1) The subclock oscillator is ready for oscillation by connecting a crystal oscillator (32.768 kHz standard), a capacitor, feedback resistor, and a damping resistor to the XT1 and XT2 pins.
- 2) The state of the XT1 and XT2 pins can be read as bits 2 and 3 of the register OCR.
- 3) The XT2 pin can carry a general-purpose output signal (N-channel open drain).

System Clock

- 4) When 1), 2), or 3) above is not to be used, XT1 must be connected to VDD, XT2 must be released, and bit 6 of the OCR register must be set.
- Low-speed RC oscillator circuit
- The low-speed RC oscillator oscillates using an internal resistor and capacitor.

4.2.3.3 Internal RC oscillator circuit

- The internal RC oscillator circuit oscillates using an internal resistor and capacitor. 1)
- The clock from the RC oscillator is selected as the system clock after the microcontroller exits the 2) reset or HOLD mode.
- Unlike main clock and subclock oscillators, it oscillates at a normal frequency immediately after the 3) oscillation starts.

4.2.3.4 Variable modulation frequency RC oscillator circuit (VMRC)

- The VMRC oscillator circuit oscillates using an internal resistor and capacitor. 1)
- 2) The oscillation frequency is variable and programmed using VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0, and VMSL4M.
- The VMRC oscillator can serve as a middle- to high-speed system clock source which is commonly 3) used in CF oscillator applications.

Refer to "4.3 The Variable Modulation Frequency RC Oscillator Circuit" for more Note: information.

Power control register (PCON) (3-bit register) 4.2.3.5

The power control register specifies the operation mode (Normal/HALT/HOLD/X'tal HOLD). 1)

4.2.3.6 Oscillation control register (OCR) (8-bit register)

- The oscillation control register determines the start/stop operation of the oscillator circuit. 1)
- 2) This register selects the system clock.
- The register sets the division ratio of the oscillation clock to be used as the system clock to $\frac{1}{1}$ or 3)
- 4) The state of the XT1 and XT2 pins can be read as bits 2 and 3 of this register.

4.2.3.7 Oscillation control register 2 (OCR2) (8-bit register)

- The oscillation control register 2 controls the main clock oscillator circuit. 1)
- 2) This register controls the general-purpose output (N-channel open drain type) at the CF2 and XT2
- The state of the CF1 and CF2 pins can be read as bits 4 and 5 of this register. 3)

4.2.3.8 System clock division control register (CLKDIV) (3-bit register)

- This register controls the operation of the system clock divider circuit. The division ratios of $\frac{1}{1}$, $\frac{1}{2}$, 1) $\frac{1}{4}$, $\frac{1}{8}$, $\frac{1}{16}$, $\frac{1}{32}$, $\frac{1}{64}$, and $\frac{1}{128}$ are allowed. This register controls the multiply circuit of the subclock.
- 2)

 $1\times$, $2\times$ or $3\times$ can be selected for multiplier.

The multiplied clock is supplied only to the system clock selector. The clock to be supplied to the base timer and infrared remote control receiver circuit has nothing to do with the multiplier circuit.




Fig. 4.2.1 System Clock Generator Block Diagram

4.2.4 Related Registers

4.2.4.1 Power control register (PCON) (3-bit register)

- 1) The power control register is a 3-bit register used to specify the operation mode (Normal/HALT/ HOLD/X'tal HOLD).
 - * See Section 4.4, "Standby Function," for the procedures to enter and exit the microcontroller operation modes.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE07	НННН Н000	R/W	PCON	i	ı	ı	ı	-	XTIDLE	PDN	IDLE

(Bits 7 to 3): These bits do not exist. They are always read as 1.

XTIDLE (bit 2): X'tal HOLD mode setting flag

PDN (bit 1): HOLD mode setting flag

XTIDLE	PDN	Operation mode
_	0	Normal or HALT mode
0	1	HOLD mode
1	1	X'tal HOLD mode

- 1) These bits must be set with an instruction.
 - If the microcontroller enters HOLD mode, all oscillations (main clock, subclock, and RC) are suspended and bits 1, 4, and 5 of the OCR are set to 0.
 - When the microcontroller returns from HOLD mode, RC oscillator resumes oscillation. The
 main clock and subclock oscillator restore the state that is established before HOLD mode is
 entered and the system clock is set to RC.
 - If the microcontroller enters X'tal HOLD mode, all oscillations except XT (main clock, and RC) are suspended but the contents of the OCR register remain unchanged.

System Clock

- When the microcontroller returns from X'tal HOLD mode, the system clock to be used when X'tal HOLD mode is entered needs to be set to either subclock or RC because it is impossible to ensure the oscillation stabilization time for the main clock.
- Since X'tal HOLD mode is used usually for low-current clock counting or remote control
 reception standby mode, less current will be consumed if the system clock is switched to the
 subclock, and the main clock and RC oscillations are suspended before X'tal HOLD mode is
 entered.
- 2) XTIDLE must be cleared with an instruction.
- PDN is cleared when a HOLD mode release signal (INT0, INT1, INT2, INT4, INT5, or P0INT) or a reset occurs.
- 4) Bit 0 is automatically set when PDN is set.

IDLE (bit 0): HALT mode setting flag

- 1) Setting this bit places the microcontroller into HALT mode.
- 2) This bit is automatically set when bit 1 is set.
- 3) This bit is cleared on acceptance of an interrupt request or on receipt of a reset signal.

4.2.4.2 Oscillation control register (OCR) (8-bit register)

1) The oscillation control register is an 8-bit register that controls the operation of the oscillator circuits, selects the system clock, and reads data from the XT1 and XT2 pins. Except for read-only bits 3 and 2, all bits of this register can be read or written.

Addres	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE0E	0000 XX00	R/W	OCR	CLKSGL	EXTOSC	CLKCB5	CLKCB4	XT2IN	XT1IN	RCSTOP	CFSTOP

CLKSGL (bit 7): Clock division ratio select

- 1) When this bit is set to 1, the clock selected by bits 4 and 5 is used as the system clock as is.
- When this bit is set to 0, the clock having a clock rate of $\frac{1}{2}$ of the clock selected by bits 4 and 5 is used as the system clock.

EXTOSC (bit 6): XT1/XT2 function control

- 1) When this bit is set to 1, the XT1 and XT2 pins serve as the pins for subclock oscillation and are ready for oscillation when a crystal resonator (32.768kHz standard), capacitors, feedback resistors, and damping resistors are connected. When the OCR register is read in this case, bit 3 reads the data at the XT2 pin and bit 2 reads 0.
- 2) When this bit is set to 0, the XT1 and XT2 pins serve as input pins. When the OCR register is read in this case, bit 3 reads the data at the XT2 pin and bit 2 reads the data at the XT1 pin.

Note: • When this bit is set to 1, the XT2 general-purpose port output function is disabled.

- When the RTC function is activated, the XT1 and XT2 pins serve as the pins for subclock oscillation regardless of the EXTOSC value.
- When using the X'tal oscillator low amp mode, bit 6 (EXTOSC) of this register must be set after setting bit 3 (XTLAMP) of the OCR3 register. If they are set in the reverse order, the crystal low amp mode cannot be set.

CLKCB5 (bit 5): System clock select

CLKCB4 (bit 4): System clock select

- 1) CLKCB5 and CLKCB4 are used to select the system clock.
- 2) CLKCB5 and CLKCB4 are cleared at reset time or when HOLD mode is entered.

CLKCB5	CLKCB4	System Clock
0	0	Internal RC oscillator
0	1	Main clock
1	0	Subclock
1	1	Main clock

XT2IN (bit 3): XT2 data (read-only)

XT1IN (bit 2): XT1 data (read-only)

1) Data that can be read via XT1IN varies as summarized below according to the value of EXTOSC (bit 6).

EXTOSC	XT2IN	XT1IN
0	XT2 pin data	XT1 pin data
1	XT2 pin data	0 is read

RCSTOP (bit 1): Internal RC oscillator control

- 1) Setting this bit to 1 stops the oscillation of the internal RC oscillator circuit.
- 2) Setting this bit to 0 starts the oscillation of the internal RC oscillator circuit.
- 3) When a reset occurs or when HOLD mode is entered, this bit is cleared and the internal RC oscillator circuit is enabled for oscillation.

CFSTOP (bit 0): Main clock oscillator control

- 1) Setting this bit to 1 stops the oscillation of the main clock.
- 2) Setting this bit to 0 starts the oscillation of the main clock.
- 3) When a reset occurs or when HOLD mode is entered, this bit is cleared and the main clock oscillator circuit is enabled for oscillation.

4.2.4.3 Oscillation control register 2 (OCR2) (8-bit register)

1) The oscillation control register 2 is an 8-bit register that controls the operation of the oscillator circuits, controls the general-purpose output (N-channel open drain type) at the CF2 and XT2 pins, and reads data from the CF1 and CF2 pins. Except for read-only bits 5 and 4, all bits of this register can be read or written.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE43	00XX 0000	R/W	OCR2	OCR2B7	ECFOSC	CF2IN	CF1IN	CF2DR	CF2DT	XT2DR	XT2DT

OCR2B7 (bit 7): General-purpose flag

This bit can be used as a general-purpose flag bit. Any manipulation of this bit exerts no influence on the operation of this function block.

ECFOSC (bit 6): CF1/CF2 function control

1) When this bit is set to 1, the CF1 and CF2 pins serve as the pins for main clock oscillation and are ready for oscillation when a ceramic resonator and capacitor are connected to the CF1 and CF2pins. When the OCR2 register is read in this case, bits 4 and 5 read 0.

System Clock

2) When this bit is set to 0, the CF1 and CF2 pins serve as input pins. When the OCR2 register is read in this case, bit 5 reads the data at the CF2 pin and bit 4 reads the data at the CF1 pin.

Note: When this bit is set to 1, the CF2 general-purpose port output function is disabled.

CF2IN (bit 5): CF2 data (read-only)

CF1IN (bit 4): CF1 data (read-only)

Data that can be read via CF2IN and CF1IN varies as summarized below according to the value of ECFOSC (bit 7).

ECFOSC	CF2IN	CF1IN
0	CF2 pin data	CF1 pin data
1	0 is read	0 is read

CF2DR (bit 3): CF2 input/output control

CF2DT (bit 2): CF2 output data

Regist	er Data	Port CF	2 State
CF2DT	CF2DR	Input	Output
0	0	Enabled	Open
1	0	Enabled	Open
0	1	Enabled	Low
1	1	Enabled	Open

Note: The CF2 general-purpose output port function is disabled when ECFOSC (OCR2 register: FE43H, bit 6) is set to 1. To enable this port as a general-purpose output port, set ECFOSC to 0.

XT2DR (bit 1): XT2 input/output control

XT2DT (bit 0): XT2 output data

Regist	er Data	Port X1	2 State		
XT2DT	XT2DR	Input	Output		
0	0	Enabled	Open		
1	0	Enabled	Open		
0	1	Enabled	Low		
1	1	Enabled	Open		

Note: The XT2 general-purpose output port function is disabled when EXTOSC (OCR register: FE0EH, bit 6) is set to 1. To enable this port as a general-purpose output port, set EXTOSC to 0.

4.2.4.4 System clock divider control register (CLKDIV) (3-bit register)

1) This register controls system clock divider.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE0C	НННН Н000	R/W	CLKDIV	-	-	-	-	-	CLKDV2	CLKDV1	CLKDV0

(bits 7-3): These bits do not exist. They are always read as 1.

CLKDV2 (bit 2):

CLKDV1 (bit 1):

CLKDV0 (bit 0):

CLKDV2	CLKDV1	CLKDV0	Division Ratio
0	0	0	$\frac{1}{1}$
0	0	1	1/2
0	1	0	1/4
0	1	1	1/8
1	0	0	1/16
1	0	1	1/32
1	1	0	1/64
1	1	1	1 128

4.2.4.5 Subclock control register (SUBCNT)

1) This register controls the subclock.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEE1	ННН0 0000	R/W	SUBCNT	-	-	-	SL500K	SXTCNT1	SXTCNT0	SELSRC	STASRC

SL500K (bit 4): This bit must always be set to 0.

SXTCNT1, SXTCNT0 (bits 3, 2):

These bits are used as general-purpose register bits.

SELSRC (bit 1): Subclock selector

This bit selects the oscillator circuit for the subclock.

- 1) When this bit is set to 1, the low-speed RC oscillator circuit is selected as the subclock oscillation source.
- 2) When this bit is set to 0, the crystal oscillator circuit is selected as the subclock oscillation source.

STASRC (bit 0): Low-speed RC oscillation start/stop

This bit starts or stops the low-speed RC oscillator circuit.

- 1) Setting this bit to 1 starts the low-speed RC oscillator circuit.
- 2) Setting this bit to 0 stops the low-speed RC oscillator circuit.

Note

Be sure to perform the following steps in the indicated order when using the low-speed RC oscillator circuit:

- 1) Set bit 0 of the SUBCNT register to start low-speed RC oscillation.
- 2) Set bit 1 of the SUBCNT register to change the subclock oscillation source from crystal oscillation to low-speed RC oscillation.

4.2.4.6 Oscillation control register 3 (OCR3)

1) The oscillation control register 3 is an 8-bit register that controls the crystal oscillator circuit.

Ī	Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	FE7C	0000 0000	R/W	OCR3	FIX0	FIX0	FIX0	FIX0	XTLAMP	FIX0	FIX0	FIX0

(bits 7 to 4): These bits must always be set to 0.

XTLAMP (bit 3):

This bit selects the operation mode of the crystal oscillator circuit. By setting this bit, it is possible to reduce the power consumption of the crystal oscillator circuit substantially.

- 1) When this bit is set to 1, the crystal oscillator of the microcontroller is placed in the low amplification mode. In this mode, the current consumption of the crystal oscillator is reduced substantially. This mode is particularly effective when the microcontroller is in X'tal HOLD mode or the system clock source is set to crystal oscillation.
- 2) When this bit is set to 0, the crystal oscillator of the microcontroller is placed in normal mode.

(bits 2 to 0): These bits must always be set to 0.

Note 1:

Follow the procedure given below when using the low amplification mode.

- 1) Set bit 3 of the OCR 3 register (low amplification mode select).
- 2) Set bit 6 of the OCR register (crystal oscillator starts).
- 3) Allow for an adequate amount of oscillation stabilization time (2 seconds or longer).

Note 2:

After bit 6 (EXTOSC) of the OCR register is set to 1, the oscillation mode will not change even when the state of XTLAMP is altered. The oscillation mode remains fixed at 1. This must be taken into consideration when programming as there occurs a situation in which the readout of the register differs from the actual value that has been set in the register.

4.3 Variable Modulation Frequency RC Oscillator Circuit (VMRC)

4.3.1 Overview

The variable modulation frequency RC oscillator circuit (VMRC) incorporated in this series of microcontrollers has internal resistors and capacitors and requires no external component. Its oscillation frequency can be adjusted by setting the control register. The VMRC can be used as a middle- to high-speed system clock source which is commonly used in CF oscillator applications.

4.3.2 Functions

1) System clock

The oscillation clock out of VMRC can be selected as the system clock under program control.

2) Oscillation frequency control

The VMRC oscillation frequency is variable. Its center-range frequency can be set to approximately 4 MHz or 10 MHz as determined by the value of VMSL4M (VMCTRH, bit 5) of the VMRC frequency measurement counter/register H (VMCTRH). The VMRC control register (VMRCR) has bits VMRAJ2 to VMRAJ0 (VMRCR, bits 5 to 3) which are available to define the range, and bits VMFAJ2 to VMFAJ0 (VMRCR, bits 2 to 0) which are to provide fine frequency adjustments, so that the oscillation frequency can be shifted slightly up or down the center range.

*The center range of the VMRC oscillation frequency is established when VMRAJ2 through VMRAJ0 are set to 4 and VMFAJ2 through VMFAJ0 to 0.

3) Oscillation frequency measurement

The VMRC oscillation frequency can be measured using the input signal from the XT1 pin as the reference. Setting the VMAJST bit (VMCTRH, bit 7) after VMRC oscillation starts makes it possible to count the number of VMRC oscillation equivalent to one period of the reference signal. This function is used to adjust the VMRC oscillation frequency under program control.

4) Oscillator circuit states and operation modes

Mode/Clock	VMRC Oscillator
Reset	Stopped
Normal mode	Programmable
HALT	State established when the mode is entered
HOLD	Stopped
Immediately after HOLD mode is exited	Stopped
X'tal HOLD	Stopped
Immediately after X'tal HOLD mode is exited	State established when the mode is entered

VMRC

- 5) It is necessary to manipulate the following special function registers to control the VMRC circuit.
 - VMRCR, VMCTRL, VMCTRM, VMCTRH
 - OCR

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEB4	0000 0000	R/W	VMRCR	VMRCSEL	VMRCST	VMRAJ2	VMRAJ1	VMRAJ0	VMFAJ2	VMFAJ1	VMFAJ0
FEB5	0000 0000	R	VMCTRL	VMCTR07	VMCTR06	VMCTR05	VMCTR04	VMCTR03	VMCTR02	VMCTR01	VMCTR00
FEB6	0000 0000	R	VMCTRM	VMCTR15	VMCTR14	VMCTR13	VMCTR12	VMCTR11	VMCTR10	VMCTR09	VMCTR08
FEB7	0000 0000	R/W	VMCTRH	VMAJST	VMAJEND	VMSL4M	FIX0	VMCTROV	VMCTR18	VMCTR17	VMCTR16
FE0E	0000 XX00	R/W	OCR	CLKSGL	EXTOSC	CLKCB5	CLKCB4	XT2IN	XT1IN	RCSTOP	CFSTOP

4.3.3 Circuit Configuration

4.3.3.1 Variable modulation frequency RC oscillator circuit (VMRC)

- 1) VMRC oscillator circuit oscillates using an internal resistor and capacitor.
- 2) The oscillation frequency is variable and adjusted by configuring VMRAJ2 to VMRAJ0, VMFAJ2 to VMFAJ0, and VMSL4M.

4.3.3.2 VMRC control register (VMRCR) (8-bit register)

- 1) This register starts and stops the VMRC.
- 2) The register is used to select the main clock (CF/VMRC) of the microcontroller.
- 3) The clock frequency of the VMRC is set using VMRAJ2 to VMRAJ0 and VMFAJ2 to VMFAJ0.

4.3.3.3 VMRC frequency measurement counter/register H, M, L (VMCTRH, VMCTRM, VMCTRL) (20-bit counter + 4-bit register)

- 1) These registers make up a 20-bit up-counter that counts the number of VMRC oscillation clocks and a 4-bit register that controls the count operation and center range frequency of the VMRC.
- 2) When VMAJST is set to 1 after VMRC oscillation is started, the counter counts the number of VMRC oscillation clocks generated during 1 period which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 3) The results of counting the number of VMRC oscillation clocks can be read through bits 3 to 0 of VMCTRH, VMCTRM, and VMCTRL.
- 4) Setting VMSL4M to 0 and 1 sets the center range frequency of the VMRC to approx. 10 MHz and 4 MHz, respectively.
- * This function is used to adjust the oscillation frequency of the VMRC under program control.
- * The center range of the VMRC oscillation frequency is defined when VMRAJ2 through VMRAJ0 are set to 4 and VMFAJ2 through VMFAJ0 to 0.




Figure 4.3.1 VMRC Block Diagram




Figure 4.3.2 VMRC Frequency Measurement Timing Chart

4.3.4 Related Registers

4.3.4.1 VMRC control register (VMRCR)

1) The VMRC control register is an 8-bit register that is used to control the operation of the VMRC, to select the main clock, and to adjust the oscillation frequency.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEB4	0000 0000	R/W	VMRCR	VMRCSEL	VMRCST	VMRAJ2	VMRAJ1	VMRAJ0	VMFAJ2	VMFAJ1	VMFAJ0

VMRCSEL (bit 7): VMRC main clock select

When this bit is set to 0, the VMRC is not selected as the main clock source. The CF is selected as the main clock source.

When this bit is set to 1, the VMRC is selected as the main clock source. The VMRC serves as the system clock source when the main clock is selected as the system clock through the OCR register (FE0EH) setting.

VMRCST (bit 6): VMRC oscillation start control

When this bit is set to 0, VMRC stops oscillation.

When this bit is set to 1, VMRC starts oscillation.

* This bit is cleared when the microcontroller enters HOLD mode. It is not cleared when the microcontroller enters X'tal HOLD mode.

VMRAJ2 (bit 5):

VMRAJ1 (bit 4):

VMRC oscillation frequency adjustment bits

VMRAJ0 (bit 3):

These bits adjust the VMRC oscillation frequency within a range of approximately 24%. There are 8 adjustment increments.

* The frequency adjustment ranges provided by these bits will vary with the supply voltage and ambient temperature. For details, refer to the latest edition of "SANYO Semiconductor Data Sheet."

VMFAJ2 (bit 2):

VMFAJ1 (bit 1):

VMRC oscillation frequency fine adjustment bits

VMFAJ0 (bit 0):

These bits adjust the VMRC oscillation frequency within a range of approximately 4%. There are 8 adjustment increments.

* The frequency adjustment range provided by these bits will vary with the supply voltage and temperature. For details, refer to the latest edition of "SANYO Semiconductor Data Sheet."

4.3.4.2 VMRC frequency measurement counter/register L (VMCTRL)

- 1) The VMRC frequency measurement counter/register L constitutes bits 7 to 0 of the 20-bit counter for measuring the VMRC frequency.
- 2) This register is read-only.
- 3) When VMAJST is set to 1 after VMRC oscillation is started, the counter counts the number of VMRC oscillation clocks generated during 1 cycle which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 4) The results of counting the VMRC oscillation clocks can be read through bits 3 to 0 of the VMCTRH, VMCTRM, and VMCTRL.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEB5	0000 0000	R	VMCTRL	VMCTR07	VMCTR06	VMCTR05	VMCTR04	VMCTR03	VMCTR02	VMCTR01	VMCTR00

4.3.4.3 VMRC frequency measurement counter/register M (VMCTRM)

- 1) The VMRC frequency measurement counter/register M constitutes bits 15 to 8 of the 20-bit counter for measuring the VMRC frequency.
- 2) This register is read-only.
- 3) When VMAJST is set to 1 after VMRC oscillation is started, the counter counts the number of VMRC oscillation clocks generated during 1 cycle which is determined by the reference input signals from the XT1 pin (see Figure 4.3.2 for details).
- 4) The results of counting the VMRC oscillation clocks can be read through bits 3 to 0 of the VMCTRH, VMCTRM, and VMCTRL.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEB6	0000 0000	R	VMCTRM	VMCTR15	VMCTR14	VMCTR13	VMCTR12	VMCTR11	VMCTR10	VMCTR09	VMCTR08

4.3.4.4 VMRC frequency measurement counter/register H (VMCTRH)

- 1) The VMRC frequency measurement counter/register H constitutes bits 19 to 16 of the 20-bit counter that is used to select the center range frequency, to control the oscillation frequency measurement, and to measure the oscillation frequency of the VMRC. Bit 19 is used as the overflow flag (VMCTROV).
- 2) Bit 6 and bits 3-0 of this register are read-only.

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEB7	0000 0000	R/W	VMCTRH	VMAJST	VMAJEND	VMSL4M	FIX0	VMCTROV	VMCTR18	VMCTR17	VMCTR16

VMAJST (bit 7): VMRC frequency measurement control

Setting this bit to 0 disables VMRC frequency measurement.

Setting this bit to 1 enables VMRC frequency measurement.

- * When this bit is set to 0, bits VMCTROV, VMCTR18 toVMCTR00, and VMAJEND are cleared to 0. Accordingly, it is necessary to clear this bit after reading the count value at the end of frequency measurement.
- * It must be noted that, once frequency measurement is ended with this bit set to 1, no subsequent frequency measurement will start even when the next input signal is applied from the XT1 pin.

VMAJEND (bit 6): End of VMRC frequency measurement flag

This flag is set when VMRC frequency measurement is ended. This flag is cleared when VMAJST is set to 0.

* The results of VMRC frequency measurement is reviewed by reading out the contents of VMCTROV, and VMCTR18 to VMCTR00 after confirming that this flag is set.

VMSL4M (bit 5): Center range frequency select

When this bit is set to 0, the center range of VMRC oscillation frequency is set to approximately 10 MHz.

When this bit is set to 1, the center range of VMRC oscillation frequency is set to approximately 4 MHz.

- * The center range of the VMRC oscillation frequency is defined when VMRAJ2 through VMRAJ0 are set to 4 and VMFAJ2 through VMFAJ0 to 0.
- * It is inhibited to change the value of this bit when the VMRC oscillator clock is selected as the system clock.
- * The frequency setting provided by this bit will vary with the supply voltage and temperature. For details, refer to the latest edition of "SANYO Semiconductor Data Sheet.".

FIX0 (bit 4): Test bit

This bit is reserved for test. The bit must always be set to 0.

VMCTROV (bit 3): VMRC frequency measurement counter overflow flag

This flag bit is set when an overflow occurs in the VMRC frequency measurement counter. This flag is cleared by setting VMAJST to 0.

* When this flag is set to 1, the count value may not a valid one when read. In such a case, adjust the VMRC oscillation frequency or the frequency of the input signal at the XT1 pin.

VMCTR18 (bit 2):

VMCTR17 (bit 1):

VMRC frequency measurement counter bits 18 to 16

VMCTR16 (bit 0):

4.3.5 Notes on VMRC

- 1) The oscillation frequency characteristics of the VMRC vary depending on the supply voltage and ambient temperature. If the high precision of the clock frequency is required, adjust the VMRC oscillation frequency periodically under program control.
- 2) The VMRC oscillation frequency as adjusted by VMRAJ2 to VMRAJ0 and VMFAJ2 to VMFAJ0 is designed such that the frequency that is established by setting "VMFAJ2 to VMFAJ0 = 6" is close to the frequency that is provided by the value of "VMRAJ2 to VMRAJ0 +1 and VMFAJ2 to VMFAJ0 = 0".

Assume the following cases, for example:

- 1) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={0, 6} and {1, 0}
- 2) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={1, 6} and {2, 0}
- 3) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={2, 6} and {3, 0}
- 4) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={3, 6} and {4, 0}
- 5) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={4, 6} and {5, 0}
- 6) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={5, 6} and {6, 0}
- 7) {VMRAJ2-VMRAJ0, VMFAJ2-VMFAJ0}={6, 6} and {7, 0}

The above settings provide the frequency characteristics that are close to those of the VMRC oscillation frequency. (For details, see Figure 4.3.3)




Figure 4.3.3 Example of VMRC Oscillation Frequency Characteristics

- 3) The system clock is stopped for 2 to 4 clock periods immediately when VMRC oscillation clock is selected as the system clock or when the VMRCR register is loaded with write data with VMRC oscillation selected as the system clock source. Subsequently the system clock will be restored, however, this must be noted when designing the application.
- 4) VMRC oscillation frequency may exceed the maximum allowable operation frequency of this series of microcontroller depending on the value set in VMRAJ2 to VMRAJ0 and VMFAJ2 to VMFAJ0. Accordingly, care must be taken to set the oscillation frequency within the allowable operation frequency by using the VMRC frequency measurement function.
- 5) An <u>oscillation stabilization time of 10 μs or longer</u> must be secured after the VMRC oscillator circuit switches its state from "oscillation stopped" to "oscillation enabled" and before it switches to the system clock source.
 - * Since there is no way to establish a VMRC oscillation stabilization time after the microcontroller is restored from X'tal HOLD mode, it is necessary to select either "subclock" or "RC oscillator" as the system clock source to be used when the microcontroller enters X'tal HOLD mode.

4.4 Standby Function

4.4.1 Overview

This series of microcontrollers supports three standby modes, called HALT, HOLD, and X'tal HOLD modes, that are used to reduce current consumption at power-failure time or in program standby mode. In a standby mode, the execution of all instructions is suspended.

4.4.2 Functions

- 1) HALT mode
 - The microcontroller suspends the execution of instructions but its peripheral circuits continue processing (part of the serial transfer functions are disabled).
 - HALT mode is entered by setting bit 0 of the PCON register to 1.
 - Bit 0 of the PCON register is cleared and the microcontroller returns to the normal operation mode when a reset occurs or an interrupt request is accepted.

2) HOLD mode

- All oscillations are suspended. The microcontroller suspends the execution of instructions and its peripheral circuits stop processing.
- HOLD mode is entered by setting bit 1 of the PCON register to 1 when bit 2 is set to 0. In this case, bit 0 of the PCON register (HALT mode setting flag) is automatically set.
- When a reset occurs or a HOLD mode release signal (INT0, INT1, INT2, INT3, INT4, INT5, or P0INT) is created, bit 1 of the PCON register is cleared and the microcontroller switches into HALT mode.

3) X'tal HOLD mode

- All oscillations except the subclock oscillation are suspended. The microcontroller suspends
 the execution of instructions and all the peripheral circuits except the base timer stop
 processing.
- X'tal HOLD mode is entered by setting bit 1 of the PCON register to 1 when bit 2 is set to 1. In this case, bit 0 of the PCON register (HALT mode setting flag) is automatically set.
- When a reset occurs or a X'tal HOLD mode release signal (base timer interrupt, RTC, INT0, INT1, INT2, INT3, INT4, INT5, SPI, or P0INT) is created, bit 1 of the PCON register is cleared and the microcontroller switches into HALT mode.

4.4.3 Related Registers

4.4.3.1 Power control register (PCON) (3-bit register)

1) The power control register is a 3-bit register that specifies the operation mode (Normal/HALT/ HOLD/ X'tal HOLD).

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE07	НННН Н000	R/W	PCON	-	-	-	-	-	XTIDLE	PDN	IDLE

(bits 7 to 3): These bits do not exist. They are always read as 1.

XTIDLE (bit 2): X'tal HOLD mode setting flag

PDN (bit 1): HOLD mode setting flag

XTIDLE	PDN	Operation mode
_	0	Normal or HALT mode
0	1	HOLD mode
1	1	X'tal HOLD mode

- 1) These bits must be set with an instruction.
 - If the microcontroller enters HOLD mode, all oscillations (main clock, subclock, and RC) are suspended and bits 1, 4, and 5 of the OCR, and bit 6 of the VMRCR are set to 0.
 - When the microcontroller returns from HOLD mode, RC oscillator resumes oscillation. The
 main clock and subclock oscillators restore the state that is established before HOLD mode is
 entered and the system clock is set to RC.
 - If the microcontroller enters X'tal HOLD mode, all oscillations except XT (main clock, and RC) are suspended but the contents of the OCR register remain unchanged.
 - When the microcontroller returns from X'tal HOLD mode, the system clock to be used when X'tal HOLD mode is entered needs to be set to either subclock or RC because it is impossible to secure the oscillation stabilization time for the main clock.
 - Since X'tal HOLD mode is used usually for low-current clock counting or infrared remote
 control receive standby mode, less current will be consumed if the system clock is switched to
 the subclock and the main clock and RC oscillators are suspended before X'tal HOLD mode is
 entered.
- 2) XTIDLE must be cleared with an instruction.
- 3) PDN is cleared when a HOLD mode release signal (INT0, INT1, INT2, INT3, INT4, INT5, or P0INT) is created or a reset occurs.
- 4) When PDN is set, bit 0 is also set to 1 automatically.

IDLE (bit 0): HALT mode setting flag

- 1) Setting this bit places the microcontroller into HALT mode.
- 2) When bit 1 is set, this bit is also set automatically.
- 3) This bit is cleared on acceptance of an interrupt request or on receipt of a reset signal.

Standby

Table 4.4.1 Standby Mode Operations

Item/mode	Reset State	HALT Mode	HOLD Mode	X'tal HOLD Mode
Entry conditions	RES applied Reset from watchdog timer	PCON register Bit 1=0 Bit 0=1	PCON register Bit 2=0 Bit 1=1	PCON register: Bit 2=1 Bit 1=1
Data changed on entry	Initialized as shown in separate table.	WDT bits 2 to 0 are cleared if WDT register (FE0F), bit 4 is set.	 WDT bits 2 to 0 are cleared if WDT register (FE0F), bit 4 is set. PCON, bit 0 turns to 1. OCR register (FE0E), bits 5, 4, and 1 are cleared. 	 WDT bits 2 to 0 are cleared if WDT register (FE0F), bit 4 is set. PCON, bit 0 turns to 1.
Main clock oscillation	Stopped	State established at entry time	Stopped	Stopped
Internal RC oscillation	Running	State established at entry time	Stopped	Stopped
Subclock oscillation	Stopped	State established at entry time	Stopped	State established at entry time
VMRC oscillation	Stopped	State established at entry time	Stopped	Stopped
CPU	Initialized	Stopped	Stopped	Stopped
I/O pin state	See Table 4.4.2.	←	←	←
RAM	RES: Undefined When watchdog timer reset: Data preserved	Data preserved	Data preserved	Data preserved
Base timer and remote control receiver circuit	Stopped	State established at entry time	Stopped	State established at entry time
Peripheral modules except base timer and remote control receiver circuit	Stopped	State established at entry time (Note 2)	Stopped	Stopped
Exit conditions	Entry conditions canceled.	Interrupt request accepted. Reset/entry conditions established	Interrupt request from INT0 to INT5, SPI, or P0INT Reset/entry conditions established	 Interrupt request from INT0 to INT5, SPI, P0INT, base timer, or RTC Reset/entry conditions established
Returned mode	Normal mode	Normal mode (Note1)	HALT (Note1)	HALT (Note1)
Data changed on exit	None	PCON register, bit 0=0	PCON register, bit 1=0	PCON register, bit 1=0

Note 1: The microcontroller switches into the reset state if it exits the current mode on the establishment of reset/entry conditions.

Note 2: Part of the serial transfer functions are disabled.

Table 4.4.2 Pin States and Operation modes (this series)

Pin Name	Reset Time	Normal Mode	HALT Mode	HOLD Mode	On Exit from HOLD
RES	• Input	←	←	←	<u> </u>
XT1	Input X'tal oscillator will not start.	Controlled by register OCR (FE0EH) as X'tal oscillator input XT1 data can be read through a register OCR (FE0EH) (0 is always read in oscillation mode.) Feedback resistor between XT1 and XT2 is controlled by a	←	Oscillation suspended when used as X'tal oscillator input pin * Oscillation state maintained in X'tal HOLD mode Feedback resistor between XT1 and XT2 is in the state established at entry	HOLD mode established at entry time
XT2	• Input	Controlled by register Controlled by register	←	• Oscillation	• HOLD mode
	• X'tal oscillator will not start.	OCR (FE0EH) as X'tal oscillator output XT2 data can be read through a register OCR (FE0EH). Input/output controlled by a program.		suspended when used as X'tal oscillator input pin. • Always set to VDD level regardless of XT1 state * Oscillation state maintained in X'tal HOLD mode	established at entry time
	• Feedback resistor between XT1 and XT2 is turned off.	• Feedback resistor between XT1 and XT2 is controlled by a program.		• Feedback resistor between XT1 and XT2 is in the state established at entry time.	
CF1	Input CF oscillator will not start. Proofbook register.	Controlled by register OCR2 (FE43H) as CF oscillator input. Oscillation enabled/disabled by register OCR (FE0EH) CF1 data can be read through a register OCR2(FE43H) (0 is always read in oscillation mode.) Feedback resistor	←	Oscillation suspended when used as CF oscillator input pin. Feedback resistor	HOLD mode established at entry time
	between CF1 and CF2 is turned off.			between CF1 and CF2 is in the state established at entry time.	
CF2	• Input • CF oscillator will not start.	Controlled by register OCR2 (FE43H) as CF oscillator input. Enabled/disabled by register OCR (FE0EH) CF2 data can be read through a register OCR2 (FE43H) (0 is always read in oscillation mode.) Input/output controlled by a program Always set to VDD level regardless of CF1 state when oscillation is suspended. Feedback resistor	←	Oscillation suspended when used as CF oscillator input pin. Always set to VDD level regardless of CF1 state Feedback resistor	HOLD mode established at entry time
	between CF1 and CF2 is turned off.	between CF1 and CF2 is controlled by a program.		between CF1 and CF2 is in the state established at entry time.	

Standby

Pin States and Operation modes (continued)

Pin	Reset Time	Normal Mode	HALT Mode	HOLD Mode	On Exit from
Name					HOLD
P00-P07	Input modePull-up resistor off	• Input/output/pull-up resistor controlled by a program		←	←
P10-P17	Input modePull-up resistor off	• Input/output/pull-up resistor controlled by a program.		←	←
P20-P27	Input modePull-up resistor off	• Input/output/pull-up resistor controlled by a program.			←
P30-P34	Input modePull-up resistor off	• Input/output/pull-up resistor controlled by a program.		←	←
P70	• Input mode • Pull-up resistor off	Input/output/pull-up resistor controlled by a program. N-channel output transistor for watchdog timer controlled by a program (since ontime is automatically expanded, it takes 1920 to 2048 Tcyc for the transistor to go off).	Input mode Pull-up resistor off N-channel output transistor for watchdog timer is off (automatic on-time expansion function reset).	←	Same as in normal mode
P71-P73	Input modePull-up resistor off	• Input/output/pull-up resistor controlled by a program.	←	←	←
P80-P87	N-channel open drainN-channel transistor off	 N-channel open drain On/off of N-channel transistor controlled by a program. 	←	←	←
PA0-PA7	• Input mode • Pull-up resistor off	Input/output/pull-up resistor controlled by a program.	←	←	←
PB0-PB7	Input modePull-up resistor off	 Input/output/pull-up resistor controlled by a program. 		←	←
PC0-PC7	Input modePull-up resistor off	• Input/output/pull-up resistor controlled by a program.		←	←




Fig. 4.4.1 Standby Mode State Transition Diagram

4.5 Reset Function

4.5.1 Overview

The reset function initializes the microcontroller when it is powered on or while it is running.

4.5.2 Functions

This series of microcontrollers provides the following three types of resetting function:

1) External reset via the RES pin

The microcontroller is reset without fail by applying and holding a low level to the \overline{RES} pin for 200 μs or longer. Note, however, that a low level of a small duration (less than 200 μs) is likely to trigger a reset.

The \overline{RES} pin can serve as a power-on reset pin when it is provided with an external time constant element.

2) Internal reset

The internal reset function is available in two types: the power-on reset (POR) that triggers a reset when power is turned on and the low-voltage detection reset (LVD) that triggers a reset when the power voltage falls below a certain level. Options are available to set the power-on reset resetting level, to enable (use) and disable (disuse) the low-voltage detection reset function, and its threshold level.

3) Runaway detection/reset function using a watchdog timer

The watchdog timer of this series of microcontrollers can be used to detect and reset runaway conditions by connecting a resistor and a capacitor to its external interrupt pin (P70/INT0/T0LCP) and making an appropriate time constant element.

An example of a resetting circuit is shown in Figure 4.5.1. The external circuit connected to the reset pin shows an example that the internal reset function is disabled and an external power-on reset circuit is configured.




Figure 4.5.1 Sample Reset Circuit Block Diagram

4.5.3 Reset State

When a reset is generated by the \overline{RES} pin, internal reset circuit, or watchdog timer, the hardware functional blocks of the microcontroller are initialized by a reset signal that is in synchronization with the system clock. Since the system clock is switched to the internal RC oscillator when a reset occurs, hardware initialization is also carried out immediately even at power-on time. The system clock must be switched to the main clock when the main clock oscillation gets stabilized. The program counter is initialized to 0000H on a reset. The special function registers (SFRs) are also initialized to the values that are listed in the Special Function Register (SFR) Map shown in Appendix A-I.

<Notes and precautions>

- The stack pointer is initialized to 0000H.
- Data RAM is never initialized by a reset. Consequently, the contents of RAM are undefined at power-on time.
- When using the internal reset function, it is necessary to implement and connect an external circuit to the reset pin according to the user's operating environment. Be sure to review and observe the operating specifications, circuit configuration, precautions, and considerations discussed in section 4.7, "Internal Reset Function."

4.6 Watchdog Timer Function

This series of microcontrollers incorporates two types of watchdog timer functions:

- 1) Watchdog timer that uses an external RC circuit
- 2) Watchdog timer that uses the base timer

4.6.1 Overview (with an External RC)

This series of microcontrollers incorporates a watchdog timer that, with an external RC circuit, detects program runaway conditions.

The watchdog timer charges the external RC circuit that is connected to the P70/INT0/T0LCP pin and, when the level at the pin reaches the high level, triggers a reset or interrupt, regarding that a program runaway occurred.

4.6.2 Functions

1) Detection of a runaway condition

A program that discharges the RC circuit periodically needs to be prepared. If such a program runaways, it will not execute instructions that discharge the RC circuit. This causes the P potential at the P70/INT0/T0LCP pin to the high level, setting the runaway detection flag.

2) Actions to be taken following the detection of a runaway condition

The microcontroller can take one of the following actions when the watchdog timer detects a program runaway condition:

- Reset (program reexecution)
- External interrupt INT0 generation (program continuation)

The priority of the external interrupt INT0 can be changed using the master interrupt enable control register (IE).

4.6.3 Circuit Configuration

The watchdog timer is made up of a high-threshold buffer, a pulse stretcher circuit, and a watchdog timer control register. Its configuration diagram is shown in Figure 4.6.1.

- · High-threshold buffer
 - The high-threshold buffer detects the charging voltage of the external capacitor.
- · Pulse stretcher circuit
 - The pulse stretcher circuit discharges the external capacitor for longer than the specified time to ensure reliable discharging. The stretching time is from 1920 to 2048 Tcyc.
- Watchdog timer control register (WDT)
 - The watchdog timer control register controls the operation of the watchdog timer.




Fig. 4.6.1 Watchdog Timer Configuration

4.6.4 Related Registers

1) Watchdog timer control register (WDT)

	Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Ī	FE0F	0H00 H000	R/W	WDT	WDTFLG	-	WDTB5	WDTHLT	-	WDTCLR	WDTRST	WDTRUN

Bit Name	Function					
	Runaway detection flag					
WDTFLG (bit 7)	0: No runaway 1: Runaway					
WDTD5 (bit 5)	General-purpose flag					
WDTB5 (bit 5)	Can be used as a general-purpose flag.					
	HALT/HOLD mode function control					
WDTHLT (bit 4)	0: Enables the watchdog timer. 1: Disables the watchdog timer.					
	Watchdog timer clear control					
WDTCLR (bit 2)	Disables the watchdog timer for clearing. Enables the watchdog timer for clearing.					
	Runaway-time reset control					
WDTRST (bit 1)	Suppresses resetting on a runaway condition. Triggers resetting on a runaway condition.					
	Watchdog timer operation control					
WDTRUN (bit 0)	0: Maintains watchdog timer operating state. 1: Starts watchdog timer operation.					

WDTFLG (bit 7): Runaway detection flag

This bit is set when a program runaway condition is detected by the watchdog timer. The application can identify the occurrence of a program runaway condition by monitoring this bit (provided that WDTRST is set to 1).

This bit is not reset automatically. It must be reset with an instruction.

Watchdog timer

WDTB5 (bit 5): General-purpose flag

This bit can be used as a general-purpose flag.

Manipulating this bit exerts no influence on the operation of the functional block.

WDTHLT (bit 4): HALT/HOLD mode function control

This bit enables (0) or disables (1) the watchdog timer when the microcontroller is in the HALT or HOLD state. When this bit is set to 1, WDTCLR, WDTRST and WDTRUN are reset and the watchdog timer is stopped in the HALT or HOLD state. When this bit is set to 0, WDTCLR, WDTRST and WDTRUN remain unchanged and the watchdog timer continues operation even when the microcontroller enters the HALT or HOLD state.

WDTCLR (bit 2): Watchdog timer clear control

This bit enables (1) or disables (0) the discharge of capacitance from the external capacitor. Setting the bit to 1 drives the pin P70/INT0/T0LCP N-channel transistors, discharging the external capacitors and clearing the watchdog timer. The pulse stretcher also functions during this process. Setting the bit to 0 disables operation of the N-channel transistors and the clearing of the watchdog timer.

WDTRST (bit 1): Runaway-time reset control

This bit enables (1) or disables (0) the reset sequence that is to be executed when the watchdog timer detects a program runaway. When this bit set to 1, a reset is generated and execution restarts at program address 0000H when a program runaway is detected. When the bit is set to 0, no reset occurs when a program runaway is detected. Instead, an external interrupt INT0 is generated and a call is made to vector address 0003H.

WDTRUN (bit 0): Watchdog timer operation control

This bit starts (1) or maintains (0) the state of the watchdog timer. A 1 in this bit starts the watchdog timer function and a 0 exerts no influence on the operation of the watchdog timer. This means, that once the watchdog timer is started, a program will not be able to stop the watchdog timer (stopped by a reset).

Caution

If WDTRST is set to 1, a reset is triggered when INT0 is set to 1 even if the watchdog timer is inactive. The N-channel transistor at pin P70/INT0/T0LCP is turned on if the watchdog timer is stopped (WDTRUN=0) by setting the watchdog timer clear control bit (WDTCLR) to 1. Keep this in mind when programming if the watchdog timer function is not to be used. More current than usual may be consumed depending on the program or application circuit.

- 2) Master interrupt enable control register (IE)
 See subsubsection 4.1.4.1, "Master interrupt enable control register," for details.
- 3) Port 7 control register (P7)
 See subsubsection 3.5.3.1, "Port 7 control register," for details.

4.6.5 Using the Watchdog Timer

Code a program so that instructions for clearing the watchdog timer periodically are executed. Select the resistance R and the capacitance C such that the time constant of the external RC circuit is greater than the time interval required to clear the watchdog timer.

1) Initializing the watchdog timer

All bits of the watchdog timer control register (WDT) are reset when a reset occurs. If the P70/INT0/T0LCP pin has been charged up to the high level, discharge it down to the low level before starting the watchdog timer. The internal N-channel transistor is used for discharging. Since it has an on-resistance, a discharging time equal to the time constant of the external capacitance is required.

Set bits 0 and 4 of the port 7 control register P7 (FE5C) to 0, 0 or 1, 1 to make the P7 port output open.

Starting discharge

Load WDT with "04H" to turn on the N-channel transistor at the P70/INT0/T0LCP pin to start discharging the capacitor.

• Checking the low level

Check for data at the P70/INT0/T0LCP pin

Read the data at the P70/INT0/T0LCP pin with an LD or similar instruction.

A 0 indicates that the P70/INT0/T0LCP pin is at the low level.

- 2) Starting the watchdog timer
 - (1) Set bit 2(WDTCLR) and bit 0 (WDTRUN) to 1.
 - (2) Also set bit 1 (WDTRST) to 1 at the same time when a reset is to be triggered when a runaway condition is detected.
 - (3) To suspend the operation of the watchdog timer in HOLD or HALT mode, set bit 4 (WDTHLT) at the same time.

The watchdog timer starts functioning when bit 0 (WDTRUN) is set to 1. Once the watchdog timer starts operation, WDT is disabled for write; it is allowed only to clear the watchdog timer and read WDT. Consequently, the watchdog timer can never be stopped with an instruction. The function of the watchdog timer is stopped only when a reset occurs or when the microcontroller enters HALT or HOLD mode with WDTHLT being set. In this case, WDT bits 2 to 0 are reset.

Watchdog timer

3) Clearing the watchdog timer

When the watchdog timer starts operation, the external RC circuit connected to the P70/INT0/T0LCP pin is charged. When voltage at this pin reaches the high level, a reset or interrupt is generated as specified in the watchdog timer control register (WDT). To run the program in the normal mode, it is necessary to periodically discharge the RC circuit before the voltage at the P70/INT0/T0LCP pin reaches the high level (clearing the watchdog timer). Execute the following instruction to clear the watchdog timer while it is running:

MOV #55H,WDT

This instruction turns on the N-channel transistor at the P70/INT0/T0LCP pin. Owing to the pulse stretcher function (keeps the transistor on after the MOV instruction is executed), the capacitor keeps discharging for a period from a minimum of 1920 cycle times to a maximum of 2048 cycle times.

4) Detecting a runaway condition

Unless the above mentioned instruction is executed periodically, the external RC circuit keeps charging because the watchdog timer is not cleared. As charging proceeds and the voltage at the P70/INT0/T0LCP pin reaches the high level, the watchdog timer considers that a program runaway has occurred and triggers a reset or interrupt. In this case, the runaway detection flag WDTFLG is set.

If WDTRST is found to be 1 in this case, a reset occurs and execution restarts at address 0000H. If WDTRST is 0, an external interrupt (INT0) is generated and control is transferred to vector address 0003H.

Hints on Use

- To realize ultra-low-power operation using HOLD mode, it is necessary not to use the watchdog timer at all or to disable the watchdog timer from running in HOLD mode by setting WDTHLT to 1.
 Be sure to set WDTCLR to 0 when the watchdog timer is not to be used.
- 2) The P70/INT0/T0LCP pin has two input levels. The threshold level of the input pins of the watchdog timer circuit is higher than that of the port inputs and the interrupt detection level.
 Refer to the latest "SANYO Semiconductor Data Sheet" for the input levels.




Fig. 4.6.2 P70/INT0/T0LCP Pin (P70 setting: Pull-up Resistor OFF)

3) The external resistor to be connected to the watchdog timer can be omitted by setting bits 4 and 0 of the control register P7 (FE5C) to 0, 1 and connecting a <u>pull-up resistor</u> to the P70/INT0/T0LCP pin (see Figure 4.6.3).

The resistance of the pull-up resistor to be adopted in this case varies according to the power source voltage VDD. Calculate the time constant of the watchdog timer while referring to the latest "SANYO Semiconductor Data Sheet."




Fig. 4.6.3 Sample Application Circuit with a Pull-up Resistor

4.6.6 Overview (with a Base Timer)

This series of microcontrollers incorporates a watchdog timer that uses the internal base timer to detect program runaway conditions.

The watchdog timer identifies a program runaway condition and triggers a reset or interrupt when it finds that no clear signal is generated by the required program within the predetermined period.

Compared with the watchdog timer function that requires an external RC circuit, this watchdog timer has the advantage of lower power dissipation.

4.6.7 Functions

1) Detection of a runaway condition

A program that clears the watchdog timer periodically according to the base timer operation needs to be prepared. If such a program hangs, it will not execute instructions that clear the timer. This causes an overflow in the timer, setting the runaway detection flag.

2) Actions to be taken following the detection of a runaway condition

The microcontroller can take one of the following actions when the watchdog timer detects a runaway condition:

- Reset (program reexecution)
- External interrupt INT0 generation (program continuation)

The priority of the external interrupt INT0 can be changed by using the master interrupt enable control register (IE).

4.6.8 Circuit Configuration

The watchdog timer is made up of a watchdog timer control register and a base timer circuit. Its configuration diagram is shown in Figure 4.6.4.

• Watchdog timer control register (BMWDT)

The watchdog timer control register controls the operation of the watchdog timer.




Figure 4.6.4 Watchdog Timer Circuit (with a Base Timer)

4.6.9 Related Registers

1) Watchdog timer control register (BMWDT)

Address	Initial value	R/W	Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE65	HH00 0000	R/W	BMWDT	-	-	BWTRE	BWTRF	BWTHLT	BWTB2	BWTOVF	BWTRUN

Bit Name	Function
BWTRE (bit 5)	Runaway-time microcontroller operation control
	0: Triggers external interrupt INT0.
	1: Triggers a reset.
BWTRF (bit 4)	Reset execution detection flag
, ,	0: No reset effected by a runaway condition.
	1: Reset effected by a runaway condition.
BWTHLT (bit 3)	HALT/X'tal HOLD mode function control
	0: Enables the watchdog timer.
	1: Disables the watchdog timer.
BWTB2 (bit 2)	General-purpose flag
, , ,	Can be used as a general-purpose flag
BWTOVF (bit 1)	Runaway detection flag
, , ,	0: No runaway
	1: Runaway
BWTRUN (bit 0)	Watchdog timer operation control
, , ,	0: Maintains watchdog timer operating state.
	1: Starts watchdog timer operation.

BWTRE (bit 5): Runaway-time microcontroller operation control

This bit selects the action that the microcontroller is to take when the watchdog timer detects a program runaway. When this bit set to 1, a reset is generated and execution restarts at program address 0000H when a program runaway is detected. When this bit is set to 0, an external interrupt INTO is generated and a call is made to vector address 0003H when a program runaway is detected.

BWTRF (bit 4): Reset execution detection flag

This bit is automatically set when one of the following conditions occurs.

- A program runaway is detected when BWTRE is held at 1.
- The watchdog timer is started when the configuration for starting it is inadequate.

This bit can be monitored to check whether a watchdog-timer-activated reset has been executed.

BWTHLT (bit 3): HALT/X'tal HOLD mode function control

This bit enables (0) or disables (1) the watchdog timer when the microcontroller enters the HALT or X'tal HOLD state. When this bit is set to 1, BWTRUN is reset and the watchdog timer is stopped in the HALT or X'tal HOLD state. When this bit is set to 0, BWTRUN remains unchanged and the watchdog timer continues operation even when the microcontroller enters the HALT or X'tal HOLD state. To have the watchdog timer run in X'tal HOLD mode, however, configure the microcontroller so that a reset is triggered whenever the microcontroller detects a runaway condition (set bit 5 of the BMWDT register to 1).

Watchdog timer

BWTB2 (bit 2): General-purpose flag

This bit can be used as a general-purpose flag.

Manipulating this bit exerts no influence on the operation of the functional block.

BWTOVF (bit 1): Runaway detection flag

This bit is set when a runaway condition caused by an overflow occurring in the watchdog timer is detected.

BWTRUN (bit 0): Watchdog timer operation control

This bit starts (1) or maintains (0) the state of the watchdog timer. A 1 in this bit starts the watchdog timer function and a 0 exerts no influence on the operation of the watchdog timer. This means, that once the watchdog timer is started, a program will not be able to stop the watchdog timer (stopped by a reset).

Caution

The setup procedure shown below needs to be completed to run the watchdog timer. The microcontroller will effect a reset if the watchdog timer is started without the execution of this setup procedure.

- Starting the crystal oscillator circuit
 - \rightarrow Set bit 6 of the OCR register (FE0E).
- Starting the base timer
 - \rightarrow Set bit 6 of the BTCR register (FE7F).
- 2) Master interrupt enable control register (IE)

See subsection 4.1.4.1, "Master interrupt enable control register," for details.

4.6.10 Using the Watchdog Timer

Code a program so that instructions for clearing the watchdog timer periodically are executed.

1) Setup procedure to be completed before running the watchdog timer

Complete the register setup procedure shown below before starting the watchdog timer. Note that the microcontroller will effect a reset if the watchdog timer is started without the execution of this setup procedure.

- Set bit 6 (EXTOSC) of the OCR register (FE0E).
- Set bit 6 (BTON) of the BTCR register (FE7F).

The watchdog timer control register (BMWDT) bits are all reset at reset time.

- 2) Starting the watchdog timer
 - (1) Set bit 0 (BWTRUN) to 1.
 - (2) Also set bit 5 (BWTRE) to 1 at the same time when a reset is to be triggered when a runaway condition is detected.

(3) To suspend the operation of the watchdog timer in the HALT or X'tal HOLD mode, set bit 3 (BWTHLT) at the same time.

The watchdog timer starts functioning when bit 0 (BWTRUN) is set to 1. Once the watchdog timer starts operation, <u>BMWDT is disabled for write</u>; it is allowed only to clear the watchdog timer and read BMWDT. Consequently, the watchdog timer can never be stopped with an instruction. The function of the watchdog timer is stopped only when a reset occurs or when the microcontroller enters HALT or X'tal HOLD mode with BWTHLT being set. In this case, BMWDT bits 1 to 0 are reset.

3) Clearing the watchdog timer

When the watchdog timer starts operation, the counter starts count-up. When the counter overflows, a reset or interrupt is generated as specified in the watchdog timer control register (BMWDT). The counter is programmed to cause an overflow condition at intervals of approximately 8 seconds when the subclock (32.768kHz) is used as the base timer clock. Consequently, to ensure normal program execution, it is necessary to clear this counter periodically before it overflows (watchdog timer clear). Execute the following instruction to clear the watchdog timer while it is running:

MOV #55H, BMWDT

4) Detecting a runaway condition

Unless the above mentioned instruction is executed, the watchdog timer is not cleared, causing the counter to overflow. Once an overflow occurs, the watchdog timer considers that a program runaway has occurred and triggers a reset or interrupt. In this case, the runaway detection flag BWTOVF is set.

If BWTRE is found to be 1 in this case, a reset occurs and execution restarts at address 0000H. If BWTRE is 0, an external interrupt (INT0) is generated and control is transferred to vector address 0003H.

• Hints on Use

To realize low-power operation using X'tal HOLD mode, it is necessary not to use the watchdog timer at all or to disable the watchdog timer from running in X'tal HOLD mode by setting BWTHLT to 1.

4.7 Internal Reset Function

4.7.1 Overview

This series of microcontrollers incorporates internal reset functions called the power-on reset (POR) and low voltage detection reset (LVD). The use of these functions contribute to a reduction in the number of externally required reset circuit components (reset IC, etc.).

4.7.2 Functions

1) Power-on reset (POR) function

POR is a hardware feature that generates a reset to the microcontroller when the power is turned on. This function allows the user to select the POR release level by option only when the low-voltage detection reset function is set to off (disable). It is necessary to use the undermentioned low voltage detection reset function together with this function, or configure an external reset circuit if there are possibilities that chatter may occur or a momentary power loss may occur when power is turned on.

2) Low voltage detection reset (LVD) function

This function, when used together with the POR function, can generate a reset when power is turned on and when the power level lowers. As a user option, the use (enable) or non-use(disable) and the detection level of this function can be specified.

4.7.3 Circuit Configuration

The internal reset circuit consists of the POR, LVD, pulse stretcher circuit, capacitor C_{RES} discharging transistor, external capacitor C_{RES} +pull-up resistor R_{RES} or pull-up resistor R_{RES} alone. The circuit diagram of the internal reset circuit is provided in Figure 4.7.1.

· Pulse stretcher circuit

The pulse stretcher circuit stretches the POR and LVD reset signals. It is used to stretch the internal reset period and discharge the external capacitor C_{RES} connected to the RESET pin. The stretching time lasts from 30 μ s to 100 μ s.

Capacitor C_{RES} discharging transistor

This is an N-channel transistor used to discharge the external capacitor C_{RES} connected to the RESET pin. If the capacitor C_{RES} is not to be connected to the RESET pin, it is possible to monitor the internal reset signal by connecting only the external pull-up resistor R_{RES} .

· Option selector circuit

The option selector circuit is used to configure the LVD options. This circuit selects whether to use (enable) or non-use (disable) the LVD and its detection levels. See Subsection 4.7.4.

• External capacitor C_{RES} +Pull-up resistor R_{RES}

After the reset signal from the internal reset circuit is released, the reset period is further stretched according to the external CR time constant. This enables the microcontroller to avoid repetitive entries and releases of the reset state from occurring when power-on chatter occurs. The circuit configuration shown in Figure 4.7.1, in which the capacitor C_{RES} and pull-up resistor R_{RES} are externally connected, is recommended when both POR and LVD functions are to be used. The recommended constant values are: $C_{RES} = 0.022~\mu F$ and $R_{RES} = 510~k\Omega$. The external pull-up resistor R_{RES} must always be installed even when the set's specifications inhibit the installation of the external capacitor C_{RES} .




Figure 4.7.1 Internal Reset Circuit Configuration

4.7.4 Options

The POR, and LVD options are available for the reset circuit.

	1) LVD Reset F	unction Options	
"Enab	le": Use	"Disable	": Non-use
2) LVD Rese	t Level Option	3) POR Relea	se Level Option
Typical Value of	Min. Operating VDD	Typical Value of	Min. Operating VDD
-	-	"1.67V"	1.8V to
"1.91V"	2.1V to	"1.97V"	2.1V to
"2.01V"	2.2V to	"2.07V"	2.2V to
"2.31V"	2.5V to	"2.37V"	2.5V to
"2.51V"	2.7V to	"2.57V"	2.7V to
"2.81V"	3.0V to	"2.87V"	3.0V to
"3.79V"	4.0V to	"3.86V"	4.0V to
"4.28V"	4.5V to	"4.35V"	4.5V to

^{*} The minimum operating VDD value specifies the approximate lower limit value of the VDD value beyond which the selected POR release level or LVD reset level option can be effected without generating a reset.

1) LVD reset function options

When "Enable" is selected, a reset is generated at the voltage that is selected by the LVD reset level option.

Note 1: In this configuration, an operating current of several μ A always flows in all modes. When "Disable" is selected, no LVD reset is generated.

Note 2: In this configuration, no operating current will flow in all modes.

* See the sample operating waveforms of the reset circuit shown in Subsection 4.7.5 for details.

2) LVD reset level option

The LVD reset level can be selected from 7 levels only when "Enable" is selected among the LVD reset function options. Select the optimal detection level based on the actual operating conditions.

3) POR release level option

The POR release level can be selected from 8 levels only when "Disable" is selected among the LVD reset function options. When not using the internal reset circuit, set the POR release level to the lowest level (1.67V) that will not affect the minimum guaranteed operating voltage.

Note 3: No operating current flows when the POR reset state is released.


Note 4: See the paragraph 2) of Subsection 4.7.6 when selecting a POR release level that is lower than the minimum guaranteed operating voltage (1.67V) for precautions and considerations to be observed.

Internal reset

• Selection example 1

Selecting the optimum LVD reset level to keep the microcontroller running without resetting it until VDD falls below 2.7V according to the set's requirements


Set the LVD reset function option to "Enable" and select "2.51V" as the LVD reset level.



Selection example 2

Selecting the optimum LVD reset level that meets the guaranteed operating conditions down to $VDD=2.7V/Tcyc=250\,ns$


Set the LVD reset function option to "Enable" and select "2.81V" as the LVD reset level option.



• Selection example 3

Disabling the internal reset circuit and using an external reset IC that can detect and react at 3.0V (see also paragraph 1) of Subsection 4.7.7)


Set the LVD reset function option to "Disable" and select "1.67V" as the POR release level option.




Note 5: The operation guarantee values (voltage/operating frequency) shown in the examples vary with the microcontroller type. Refer to the latest "SANYO Semiconductor Data Sheet" for details.

4.7.5 Sample Operating Waveforms of the Internal Reset Circuit

 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R_{RES} only)



- There exists an undefined state (POUKS), before the POR transistor starts functioning normally.
- The POR function generates a reset only when power is turned on starting at the VSS level. The reset release voltage in this case may have some range. Refer to the latest "SANYO Semiconductor Data Sheet" for details.
- No stable reset will be generated if power is turned on again if the power level has not fallen below the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function as explained in 2) or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100 µs or longer.
- 2) Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R_{RES} only)



- There also exists an undefined state (LVUKS), before the POR transistor starts functioning normally when both POR and LVD functions are used.
- Resets are generated both when the power is turned on and when the power level lowers. The reset release voltage and entry voltage in this case may have some range. Refer to the latest "SANYO Semiconductor Data Sheet" for details.
- A hysteresis width (LVHYS) is provided to prevent repetitions of reset release and entry cycles near the detection level.

4.7.6 Notes on the Use of the Internal Reset Circuit

1) When generating resets only with the internal POR function

When generating resets using only the internal POR function, do not short the RESET pin directly to VDD as when using it with the LVD function. Be sure to use an external capacitor C_{RES} of an appropriate capacitance and a pull-up resistor R_{RES} or the pull-up resistor R_{RES} alone. Test the circuit extensively under the anticipated power supply conditions to verify that resets are reliably generated.




Figure 4.7.2 Reset Circuit Configuration Using Only the Internal POR Function

When selecting a release voltage level of 1.67V only with the internal POR function When selecting an internal POR release level of 1.67V, connect the external capacitor C_{RES} and pull-up resistor R_{RES} of the values that match the power supply's rise time to the RESET pin and make necessary adjustments so that the reset state is released after the release voltage exceeds the

minimum guaranteed operating voltage. Alternately, set and hold the voltage level of the RESET pin at the low level until the release voltage exceeds the minimum guaranteed operating voltage.




Figure 4.7.3 Sample Release Level Waveform in Internal POR Only Configuration

3) When momentary power loss or voltage fluctuations shorter than several hundreds µs are anticipated The response time measured from the time the LVD detects a power voltage drop at the option-selected level until it generates a reset signal is defined as the minimum low-voltage detection width TLVDW shown in Figure 4.7.4 (see "SANYO Semiconductor Data Sheet"). If momentary power loss or power voltage fluctuations shorter than this minimum low-voltage detection width are anticipated, be sure to take the preventive measures shown in Figure 4.7.5 or other necessary measures.




Figure 4.7.4 Example of Momentary Power Loss / Voltage Fluctuation Waveform




Figure 4.7.5 Example of Momentary Power Loss / Voltage Fluctuation Countermeasures

4.7.7 Notes to be Taken When Not Using the Internal Reset Circuit

1) When configuring an external reset IC without using the internal reset circuit

The internal POR function is activated and the capacitor C_{RES} discharging N-channel transistor connected to the RESET pin turns on when power is turned on even if the internal reset circuit is not used. For this reason, when connecting an external reset IC, adopt a reset IC of a type whose detection level is not lower than the minimum guaranteed operating voltage level and select the lowest POR release level (1.67V) that does not affect the minimum guaranteed operating voltage. The figures provided below show sample reset circuit configurations that use reset ICs of N-channel open drain and CMOS types, respectively.




Figure 4.7.6 Sample Reset Circuit Configuration Using an N-channel Open Drain Type Reset IC




Figure 4.7.7 Sample Reset Circuit Configuration Using a CMOS Type Reset IC

2) When configuring the external POR circuit without using the internal reset circuit

The internal POR is active when the power is tuned on even if the internal reset circuit is not used as in case 1) in Subsection 4.7.7. When configuring an external POR circuit with a C_{RES} value of $0.1\mu F$

in case 1) in Subsection 4.7.7. When configuring an external POR circuit with a C_{RES} value of $0.1 \mu F$ or larger to obtain a longer reset period than with the internal POR, however, be sure to connect an external diode D_{RES} as shown in Figure 4.7.8.




Figure 4.7.8 Sample External POR Circuit Configuration

Internal reset

Appendixes

Table of Contents

Appendix I

• Special Functions Register (SFR) Map

Appendix II

- Port 0 Block Diagram
- Port 1 Block Diagram
- Port 2 Block Diagram
- Port 3 Block Diagram
- Port 7 Block Diagram
- Port 8 Block Diagram
- Port A Block Diagram
- Port B Block Diagram
- Port C Block Diagram
- Port E Block Diagram

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
0-7FF	XXXX XXXX	R/W	RAM2048	9 bits long									
FE00	0000 0000	R/W	AREG		-	AREG7	AREG6	AREG5	AREG4	AREG3	AREG2	AREG1	AREG0
FE01	0000 0000	R/W	BREG		-	BREG7	BREG6	BREG5	BREG4	BREG3	BREG2	BREG1	BREG0
FE02	0000 0000	R/W	CREG		_	CREG7	CREG6	CREG5	CREG4	CREG3	CREG2	CREG1	CREG0
FE03													
FE04													
FE05	1111 1111	R	IFLGR		_	IFLGR7	IFLGR6	IFLGR5	IFLGR4	IFLGR3	IFLGR2	IFLGR1	IFLGR0
FE06	0000 0000	R/W	PSW		_	CY	AC	PSWB5	PSWB4	LDCBNK	0V	R8	PARITY
FE07	нннн нооо	R/W	PCON		_	-	-	-	-	-	XTIDLE	PDN	IDLE
FE08	0000 HH00	R/W	ΙE		_	IE7	XFLG	HFLG	LFLG	-	-	XCNT1	XCNTO
FE09	0000 0000	R/W	IP		_	IP4B	IP43	IP3B	IP33	IP2B	IP23	IP1B	IP13
FE0A	0000 0000	R/W	SPL		_	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
FE0B	0000 0000	R/W	SPH		_	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP
FE0C	нннн нооо	R/W	CLKDV		_	_	_	_	_	-	CLKDV2	CLKDV1	CLKDV0
FEOD													
FE0E	0000 XX00	R/W	OCR	XT1 and XT2 read at bits 2 and 3	_	CLKSGL	EXTOSC	CLKCB5	CLKCB4	XT2IN	XT1 I N	RCSTOP	CFSTOP
FE0F	0Н00 Н000	R/W	WDT		-	WDTFLG	-	WDTB5	WDTHLT	-	WDTCLR	WDTRST	WDTRUN
FE10	0000 0000	R/W	TOCNT		_	TOHRUN	TOLRUN	TOLONG	TOLEXT	TOHCMP	TOHIE	TOLCMP	TOLIE
FE11	0000 0000	R/W	TOPRR	Prescaler is 8 bits long. (max. 256 Tcyc)	_	TOPRR7	TOPRR6	TOPRR5	TOPRR4	TOPRR3	T0PRR2	T0PRR1	T0PRR0
FE12	0000 0000	R	TOL		_	T0L7	T0L6	T0L5	T0L4	T0L3	T0L2	T0L1	T0L0
FE13	0000 0000	R	TOH		_	TOH7	TOH6	TOH5	T0H4	TOH3	T0H2	T0H1	T0H0
FE14	0000 0000	R/W	TOLR		-	TOLR7	TOLR6	T0LR5	T0LR4	T0LR3	T0LR2	T0LR1	T0LR0
FE15	0000 0000	R/W	TOHR		-	TOHR7	TOHR6	TOHR5	T0HR4	TOHR3	T0HR2	T0HR1	T0HR0
FE16	XXXX XXXX	R	TOCAL	Timer 0 capture register L	-	TOCAL7	TOCAL6	TOCAL5	TOCAL4	TOCAL3	TOCAL2	TOCAL1	TOCALO
FE17	XXXX XXXX	R	TOCAH	Timer 0 capture register H	-	TOCAH7	TOCAH6	TOCAH5	TOCAH4	TOCAH3	TOCAH2	TOCAH1	TOCAH0
FE18	0000 0000	R/W	T1CNT		-	T1HRUN	T1LRUN	T1LONG	T1PWM	T1HCMP	T1HIE	T1LCMP	T1LIE
FE19	0000 0000	R/W	T1PRR		-	T1HPRE	T1HPRC2	T1HPRC1	T1HPRC0	T1LPRE	T1LPRC2	T1LPRC1	T1LPRC0
FE1A	0000 0000	R	T1L		_	T1L7	T1L6	T1L5	T1L4	T1L3	T1L2	T1L1	T1L0
FE1B	0000 0000	R	T1H		_	T1H7	T1H6	T1H5	T1H4	T1H3	T1H2	T1H1	T1H0
FE1C	0000 0000	R/W	T1LR		-	T1LR7	T1LR6	T1LR5	T1LR4	T1LR3	T1LR2	T1LR1	T1LR0
FE1D	0000 0000	R/W	T1HR		-	T1HR7	T1HR6	T1HR5	T1HR4	T1HR3	T1HR2	T1HR1	T1HR0

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
FE1E													
FE1F													
FE20	0000 HHHH	R/W	PWMOL	PWM0 compare L (additional)	_	PWMOL3	PWMOL2	PWMOL1	PWMOLO	-	-	-	_
FE21	0000 0000	R/W	PWMOH	PWM0 compare H (base)	_	PWMOH7	PWMOH6	PWM0H5	PWM0H4	PWM0H3	PWM0H2	PWM0H1	PWM0H0
FE22	0000 НННН	R/W	PWM1L	PWM1 compare L (additional)	_	PWM1L3	PWM1L2	PWM1L1	PWM1L0	-	_	_	_
FE23	0000 0000	R/W	PWM1H	PWM1 compare H (base)	_	PWM1H7	PWM1H6	PWM1H5	PWM1H4	PWM1H3	PWM1H2	PWM1H1	PWM1H0
FE24	0000 0000	R/W	PWMOC	Controls PWM0 and PWM1.	_	PWMOC7	PWMOC6	PWMOC5	PWMOC4	ENPWM1	ENPWMO	PWM00V	PWMOIE
FE25													
FE26													
FE27													
FE28	НННН 0000	R/W	PE	Port E data register	_	_	_	_	_	PE3	PE2	PE1	PE0
FE29	НННН 0000	R/W	PEDDR	Port E DDR register	_	-	_	-	_	PE3DDR	PE2DDR	PE1DDR	PEODDR
FE2A													
FE2B													
FE2C													
FE2D													
FE2E													
FE2F													
FE30	0000 0000	R/W	SCON0		_	SIOBNK	SIOWRT	SIORUN	SIOCTR	SIODIR	SIOOVR	SIOEND	SIOIE
FE31	0000 0000	R/W	SBUF0		_	SBUF07	SBUF06	SBUF05	SBUF04	SBUF03	SBUF02	SBUF01	SBUF00
FE32	0000 0000	R/W	SBR0		_	SBRG07	SBRG06	SBRG05	SBRG04	SBRG03	SBRG02	SBRG01	SBRG00
FE33	0000 0000	R/W	SCTR0		-	SCTR07	SCTR06	SCTR05	SCTR04	SCTR03	SCTR02	SCTR01	SCTR00
FE34	0000 0000	R/W	SCON1		-	SI1M1	SI1MO	SI1RUN	SI1REC	SI1DIR	SI10VR	SI1END	SI1IE
FE35	00000 00000	R/W	SBUF1	9-bit register	SBUF18	SBUF17	SBUF16	SBUF15	SBUF14	SBUF13	SBUF12	SBUF11	SBUF10
FE36	0000 0000	R/W	SBR1		-	SBRG17	SBRG16	SBRG15	SBRG14	SBRG13	SBRG12	SBRG11	SBRG10
FE37	0000 0000	R/W	SWCONO	Controls SIO0 continuous transfer abort.	-	SOWSTP	SIOMC1	SIOMCO	S0XBYT4	SOXBYT3	S0XBYT2	S0XBYT1	S0XBYT0
FE38													
FE39													
FE3A													
FE3B													
FE3C	0000 0000	R/W	T45CNT		-	T5C1	T5C0	T4C1	T4C0	T50V	T51E	T40V	T4IE
FE3D													

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
FE3E	0000 0000	R/W	T4R	8-bit timer with 6-bit prescaler	-	T4R7	T4R6	T4R5	T4R4	T4R3	T4R2	T4R1	T4R0
FE3F	0000 0000	R/W	T5R	8-bit timer with 6-bit prescaler	-	T5R7	T5R6	T5R5	T5R4	T5R3	T5R2	T5R1	T5R0
FE40	0000 0000	R/W	P0		-	P07	P06	P05	P04	P03	P02	P01	P00
FE41	0000 0000	R/W	PODDR		-	P07DDR	P06DDR	P05DDR	P04DDR	P03DDR	P02DDR	P01DDR	POODDR
FE42	0000 0000	R/W	POFCR		-	T70E	T60E	POFLG	POIE	CLKOEN	CLK0DV2	CLK0DV1	CLKODVO
FE43	0000 0000	R/W	OCR2		-	OCR2B7	ECFOSC	CF2IN	CF1 I N	CF2DR	CF2DT	XT2DR	XT2DT
FE44	0000 0000	R/W	P1		-	P17	P16	P15	P14	P13	P12	P11	P10
FE45	0000 0000	R/W	P1DDR		-	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
FE46	0000 0000	R/W	P1FCR		-	P17FCR	P16FCR	P15FCR	P14FCR	P13FCR	P12FCR	P11FCR	P10FCR
FE47	оннн ноно	R/W	P1TST		_	FIXO	-	-	-	1	DSNKOT	_	FIX0
FE48	0000 0000	R/W	P2		-	P27	P26	P25	P24	P23	P22	P21	P20
FE49	0000 0000	R/W	P2DDR		-	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
FE4A	0000 0000	R/W	I45CR		-	INT5HEG	INT5LEG	INT51F	INT51E	INT4HEG	INT4LEG	INT4IF	INT4IE
FE4B	0000 0000	R/W	I45SL		-	I5SL3	I5SL2	I5SL1	I5SL0	I4SL3	I4SL2	I4SL1	I4SL0
FE4C	НННО 0000	R/W	P3		_	_	_	_	P34	P33	P32	P31	P30
FE4D	НННО 0000	R/W	P3DDR		_	_	_	_	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
FE4E													
FE4F													
FE50													
FE51													
FE52													
FE53													
FE54													
FE55													
FE56													
FE57													
FE58	0000 0000	R/W	ADCRC		_	ADCHSEL3	ADCHSEL2	ADCHSEL1	ADCHSEL0	ADCR3	ADSTART	ADENDF	ADIE
FE59	0000 0000	R/W	ADMRC		_	ADMD4	ADMD3	ADMD2	ADMD1	ADMDO	ADMR2	ADTM1	ADTMO
FE5A	0000 0000	R/W	ADRLC		-	DATAL3	DATAL2	DATAL1	DATALO	ADRL3	ADRL2	ADRL1	ADRL0
FE5B	0000 0000	R/W	ADRHC		_	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
FE5C	0000 0000	R/W	P7	4-bit IO (7-4:DDR 3-0:DATA)	_	P73DDR	P72DDR	P71DDR	P70DDR	P73DT	P72DT	P71DT	P70DT
FE5D	0000 0000	R/W	I01CR		_	INT1LH	INT1LV	INT1IF	INT1IE	INTOLH	INTOLV	INTOIF	INTOIE

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
FE5E	0000 0000	R/W	I23CR		_	INT3HEG	INT3LEG	INT31F	INT3IE	INT2HEG	INT2LEG	INT2IF	INT2IE
FE5F	0000 0000	R/W	ISL		-	STOHCP	STOLCP	BTIMC1	BTIMCO	BUZON	NFSEL	NFON	STOIN
FE60													
FE61													
FE62													
FE63	1111 1111	R/W	P8	N-channel OD output	-	P87	P86	P85	P84	P83	P82	P81	P80
FE64													
FE65	HH00 0000	R/W	BMWDT		-	-	-	BWTRE	BWTRF	BWTHLT	BWTB2	BWTOVF	BWTRUN
FE66													
FE67													
FE68	0000 0000	R/W	PA		-	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
FE69	0000 0000	R/W	PADDR		-	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PAODDR
FE6A													
FE6B	0000 0000	R/W	PAFCR		-	PA7FCR	PA6FCR	PA5FCR	PA4FCR	PA3FCR	PA2FCR	PA1FCR	PA0FCR
FE6C	0000 0000	R/W	PB		_	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
FE6D	0000 0000	R/W	PBDDR		-	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PBODDR
FE6E													
FE6F													
FE70	0000 0000	R/W	PC		-	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
FE71	0000 0000	R/W	PCDDR		-	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PCODDR
FE72	0000 НННН	R/W	PWM4L	PWM4 compare L (additional)	-	PWM4L3	PWM4L2	PWM4L1	PWM4L0	-	-	-	-
FE73	0000 0000	R/W	PWM4H	PWM4 compare H (base)	-	PWM4H7	PWM4H6	PWM4H5	PWM4H4	PWM4H3	PWM4H2	PWM4H1	PWM4H0
FE74	0000 НННН	R/W	PWM5L	PWM5 compare L (additional)	-	PWM5L3	PWM5L2	PWM5L1	PWM5L0	_	_	-	_
FE75	0000 0000	R/W	PWM5H	PWM5 compare H (base)	-	PWM5H7	PWM5H6	PWM5H5	PWM5H4	PWM5H3	PWM5H2	PWM5H1	PWM5H0
FE76	0000 0000	R/W	PWM4C	Controls PWM4 and PWM5.	-	PWM4C7	PWM4C6	PWM4C5	PWM4C4	ENPWM5	ENPWM4	PWM40V	PWM4IE
FE77													
FE78	0000 0000	R/W	T67CNT		-	T7C1	T7C0	T6C1	T6C0	T70V	T71E	T60V	T61E
FE79													
FE7A	0000 0000	R/W	T6R		-	T6R7	T6R6	T6R5	T6R4	T6R3	T6R2	T6R1	T6R0
FE7B	0000 0000	R/W	T7R		-	T7R7	T7R6	T7R5	T7R4	T7R3	T7R2	T7R1	T7R0
FE7C	0000 0000	R/W	OCR3		-	FIXO	FIX0	FIXO	FIXO	XTLAMP	FIXO	FIX0	FIX0

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
FE7D	0000 0000	R/W	NKREG		-	NKEN	NKCMP2	NKCMP1	NKCMP0	NKCOV	NKCAP2	NKCAP1	NKCAP0
FE7E	0000 0000	R/W	FSR0	FLASH control (bit 4 is R/O)	-	FSR0B7	FSR0B6	FSAERR	FSWOK	INTHIGH	FSLDAT	FSPGL	FSWREQ
						Fix to 0	Fix to 0						
FE7F	0000 0000	R/W	BTCR	Controls base timer.	-	BTFST	BTON	BTC11	BTC10	BTIF1	BTIE1	BTIF0	BTIE0
FE80													
FE81													
FE82													
FE83													
FE84													
FE85													
FE86													
FE87													
FE88													
FE89													
FE8A													
FE8B													
FE8C													
FE8D													
FE8E													
FE8F													
FE90													
FE91													
FE92													
FE93													
FE94													
FE95													
FE96													
FE97													
FE98													
FE99													
FE9A													
FE9B													

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FE9C													
FE9D													
FE9E													
FE9F													
FEA0													
FEA1													
FEA2													
FEA3													
FEA4													
FEA5													
FEA6													
FEA7													
FEA8													
FEA9													
FEAA													
FEAB													
FEAC													
FEAD													
FEAE													
FEAF													
FEB0													
FEB1													
FEB2													
FEB3													
FEB4	0000 0000	R/W	VMRCR		_	VMRCSEL	VMRCST	VMRAJ2	VMRAJ1	VMRAJ0	VMFAJ2	VMFAJ1	VMFAJ0
FEB5	0000 0000	R/W	VMCTRL		_	VMCTR07	VMCTR06	VMCTR05	VMCTR04	VMCTR03	VMCTR02	VMCTR01	VMCTR00
FEB6	0000 0000	R/W	VMCTRM		_	VMCTR15	VMCTR14	VMCTR13	VMCTR12	VMCTR11	VMCTR10	VMCTR09	VMCTR08
FEB7	0000 0000	R/W	VMCTRH	Bits 6 and 3-0 are R/O	_	VMAJST	VMAJEND	VMSL4M	FIX0	VMCTROV	VMCTR18	VMCTR17	VMCTR16
FEB8													
FEB9													
FEBA	0000 0000	R/W	RTCCNT		_	RTCRUN	RTCRRD	RTCIF	RTCIE	RTCIS1	RTCIS0	FIX0	FIX0
FEBB	HH00 0000	R/W	SECR		_	-	_	SECR5	SECR4	SECR3	SECR2	SECR1	SECR0


Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
FEBC	HH00 0000	R/W	MINR		_	-	_	MINR5	MINR4	MINR3	MINR2	MINR1	MINRO
FEBD	HHH0 0000	R/W	HOURR		-	-	-	_	HOURR4	HOURR3	HOURR2	HOURR1	HOURRO
FEBE	0000 0000	R/W	DAYLR		-	DAYLR7	DAYLR6	DAYLR5	DAYLR4	DAYLR3	DAYLR2	DAYLR1	DAYLR0
FEBF	0000 0000	R/W	DAYHR		-	DAYHR7	DAYHR6	DAYHR5	DAYHR4	DAYHR3	DAYHR2	DAYHR1	DAYHR0
FEC0	HHH0 0001	R/W	DAYR		-	-	-	_	DAYR4	DAYR3	DAYR2	DAYR1	DAYR0
FEC1	HHHH 0001	R/W	MONR		-	-	-	-	_	MONR3	MONR2	MONR1	MONRO
FEC2	H000 0000	R/W	YEARR		-	-	YEARR6	YEARR5	YEARR4	YEARR3	YEARR2	YEARR1	YEARR0
FEC3	НННН НООО	R/W	CENR		-	-	-	_	_	_	CENR2	CENR1	CENR0
FEC4	0000 0000	R/W	RTCCLB		_	RTCFAST	RTCCLB6	RTCCLB5	RTCCLB4	RTCCLB3	RTCCLB2	RTCCLB1	RTCCLB0
FEC5													
FEC6													
FEC7													
FEC8													
FEC9													
FECA													
FECB													
FECC													
FECD													
FECE													
FECF													
FED0	0000 0000	R/W	UCONO		-	UBRSEL	STRDET	RECRUN	STPERR	U0B3	RBIT8	RECEND	RECIE
FED1	0000 0000	R/W	UCON1		-	TRUN	8/9BIT	TDDR	TCMOS	7/8BIT	TBIT8	TEPTY	TRNSIE
FED2	0000 0000	R/W	UBR		_	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0
FED3	0000 0000	R/W	TBUF		_	TBUF7	TBUF6	TBUF5	TBUF4	TBUF3	TBUF2	TBUF1	TBUF0
FED4	0000 0000	R/W	RBUF		-	RBUF7	RBUF6	RBUF5	RBUF4	RBUF3	RBUF2	RBUF1	RBUF0
FED5													
FED6													
FED7													
FED8													
FED9													
FEDA													
FEDB													

Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
FEDC													
FEDD	0000 0000	R/W	SRBUF		-	SRBUF7	SRBUF6	SRBUF5	SRBUF4	SRBUF3	SRBUF2	SRBUF1	SRBUF0
FEDE													
FEDF	0000 0000	R/W	SRCON0		-	FIX0	FIX0	SREXEC	SRDTEN	SRODIR	SR00VR	SROEND	SROIE
FEE0													
FEE1	HHH0 0000	R/W	SUBCNT		-	-	-	-	SL500K	SXTCNT1	SXTCNT0	SELSRC	STASRC
FEE2													
FEE3													
FEE4													
FEE5													
FEE6													
FEE7													
FEE8	0000 0000	R/W	UCON2		-	UBRSEL2	STRDET2	RECRUN2	STPERR2	U2B3	RBIT82	RECEND2	RECIE2
FEE9	0000 0000	R/W	UCON3		-	TRUN2	8/9BIT2	TDDR2	TCMOS2	7/8BIT2	TBIT82	TEPTY2	TRNSIE2
FEEA	0000 0000	R/W	UBR2		-	U2BRG7	U2BRG6	U2BRG5	U2BRG4	U2BRG3	U2BRG2	U2BRG1	U2BRG0
FEEB	0000 0000	R/W	TBUF2		-	T2BUF7	T2BUF6	T2BUF5	T2BUF4	T2BUF3	T2BUF2	T2BUF1	T2BUF0
FEEC	0000 0000	R/W	RBUF2		-	R2BUF7	R2BUF6	R2BUF5	R2BUF4	R2BUF3	R2BUF2	R2BUF1	R2BUF0
FEED													
FEEE													
FEEF													
FEF0													
FEF1													
FEF2													
FEF3													
FEF4													
FEF5													
FEF6													
FEF7													
FEF8													
FEF9													
FEFA													
FEFB													

LC872C00 APPENDIX-I


Address	Initial Value	R/W	LC872C00	Remarks	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
FEFC													
FEFD													
FEFE													
FEFF													

LC872C00 APPENDIX-II




Port 0 Block Diagram


Option: Output type (CMOS or N-channel open drain) selectable in 1-bit units




Port 0 (Interrupt) Block Diagram




Port 1 Block Diagram
Option: Output type (CMOS or N-channel-OD) selectable in 1-bit units




Port 2 Block Diagram
Option: Output type (CMOS or N-channel OD) selectable in 1-bit units



Port 3 Block Diagram
Option: Output type (CMOS or N-channel OD) selectable in 1-bit units




Port 7 (Pin) Block Diagram Option: None



Port 7 (Interrupt) Block Diagram

Port Block Diagrams



Port 8 (AD Pin) Block Diagram
Option: None






Table of Port A Multiplexed Pin Functions


Port A Block Diagram
Option: Output type (CMOS or N-channel-OD) selectable in 1-bit units



Port B Block Diagram
Option: Output type (CMOS or N-channel-OD) selectable in 1-bit units



Port C Block Diagram
Option: Output type (CMOS or N-channel-OD) selectable in 1-bit units



Port E Block Diagram
Option: Output type (CMOS or N-channel-OD) selectable in 1-bit units

Important Note

This document is designed to provide the reader with accurate information in easily understandable form regarding the device features and the correct device implementation procedures.

The sample configurations included in the various descriptions are intended for reference only and should not be directly incorporated in user product configurations.

ON Semiconductor shall bear no responsibility for obligations concerning patent infringements, safety or other legal disputes arising from prototypes or actual products created using the information contained herein.

LC872C00 SERIES USER'S MANUAL

Rev: 1.00 October 28, 2010

ON Semiconductor
Digital Solution Division

Microcontroller & Flash Business Unit