# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# 8-Input Universal Shift/ Storage Register with Common Parallel I/O Pins

The MC74AC299/74ACT299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0, Q_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT299 Has TTL Compatible Inputs
- These devices are available in Pb-free package(s). Specifications herein
  apply to both standard and Pb-free devices. Please see our website at
  www.onsemi.com for specific Pb-free orderable part numbers, or
  contact your local ON Semiconductor sales office or representative.




Figure 1. Pinout: 20-Lead Packages Conductors
(Top View)

## PIN ASSIGNMENT

PIN	FUNCTION
СР	Clock Pulse Input
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs
MR	Asynchronous Master Reset
$\overline{OE}_1$ , $\overline{OE}_2$	3-State Output Enable Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	Parallel Data Inputs or 3-State Parallel Outputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs



# ON Semiconductor®

http://onsemi.com



PDIP-20 N SUFFIX CASE 738




SO-20 DW SUFFIX CASE 751

#### ORDERING INFORMATION

Device	Package	Shipping
MC74AC299N	PDIP-20	18 Units/Rail
MC74ACT299N	PDIP-20	18 Units/Rail
MC74AC299DW	SOIC-20	38 Units/Rail
MC74AC299DWR2	SOIC-20	1000 Tape & Reel
MC74ACT299DW	SOIC-20	38 Units/Rail
MC74ACT299DWR2	SOIC-20	1000 Tape & Reel

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 9 of this data sheet.



NOTE: That this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

#### **FUNCTIONAL DESCRIPTION**

The MC74AC299/74ACT299 contains eight edge–triggered D–type flip–flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$ , as shown in the Truth Table. All flip–flop outputs are brought out through 3–state buffers to separate I/O pins that also serve as data inputs in the parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on  $\overline{MR}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3 state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both  $S_0$  and  $S_1$  in preparation for a parallel load operation.

#### **TRUTH TABLE**

	Inp	uts		Pennenne
MR	S <sub>1</sub>	S <sub>0</sub>	СР	Response
L	Χ	Χ	Х	Asynchronous Reset; Q <sub>0</sub> –Q <sub>7</sub> = LOW
Н	Н	Н	」	Parallel Load; I/O <sub>n</sub> → Q <sub>n</sub>
Н	L	Н	$\triangle$	Shift Rights; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1$ , etc.
Н	Н	L	Г	Shift Left; $DS_7 \rightarrow Q_7$ , $Q_7 \rightarrow Q_6$ , etc.
Н	L 4	L	Х	Hold

H = HIGH Voltage Level

#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
Гоит	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC V <sub>CC</sub> or GND Current per Output Pin	±50	mA
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
V	Cumply Vallage	'AC	2.0	5.0	6.0	V
V <sub>CC</sub>	Supply Voltage	'ACT	4.5	5.0	5.5	·
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Ref. to GND)		0	ı	V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	, D3 (X	V <sub>CC</sub> @ 3.0 V	-	150	-	
	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	-	40	-	ns/V
		V <sub>CC</sub> @ 5.5 V	-	25	-	
+ +.	Input Rise and Fall Time (Note 2)	V <sub>CC</sub> @ 4.5 V	-	10	-	ns/V
t <sub>r</sub> , t <sub>f</sub>	'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	-	8.0	-	115/ V
TJ	Junction Temperature (PDIP)		-	-	140	°C
T <sub>A</sub>	Operating Ambient Temperature Range			25	85	°C
I <sub>OH</sub>	Output Current – High		-	-	-24	mA
I <sub>OL</sub>	Output Current - Low		-	-	24	mA

<sup>1.</sup>  $V_{IN}$  from 30% to 70%  $V_{CC}$ ; see individual Data Sheets for devices that differ from the typical input rise and fall times.

L = LOW Voltage Level

X = Immaterial

 $<sup>\</sup>Gamma$  = LOW-to-HIGH Transition

<sup>2.</sup> V<sub>IN</sub> from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

## **DC CHARACTERISTICS**

			74	AC	74AC		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Unit	Conditions
			Тур	Guar	anteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		3.0 4.5 5.5	- -	2.56 3.86 4.86	2.46 3.76 4.76	<b>V</b>	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $-12 \text{ mA}$ $I_{OH}$ $-24 \text{ mA}$ $-24 \text{ mA}$
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	MD	Ι <sub>ΟUΤ</sub> = 50 μΑ
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44		$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ $12 \text{ mA}$ $I_{OL} \qquad 24 \text{ mA}$ $24 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	S	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>OZT</sub>	Maximum 3-State Current	5.5		±0.6	±6.0	μΑ	$\begin{aligned} &V_{I}\left(OE\right) = V_{IL},V_{IH}\\ &V_{I} = V_{CC},GND\\ &V_{O} = V_{CC},GND \end{aligned}$
I <sub>OLD</sub>	†Minimum Dynamic	5.5	10	(- <u>-</u>	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5	<u> </u>	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test.

# AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

	4, 04	V <sub>CC</sub> *	74AC			74AC		Unit	Fig. No.
Symbol	Parameter		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Тур	Max	Min	Max		
f <sub>max</sub>	Maximum Input Frequency	3.3 5.0	90 130	-	-	80 105	1 1	MHz	3–3
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>0 or</sub> Q <sub>7</sub>	3.3 5.0	8.5 5.5	-	20.5 14	7.0 4.5	22 15	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0 or</sub> Q <sub>7</sub>	3.3 5.0	8.5 5.5	-	21.5 14.5	7.0 5.0	23 16	ns	3–6

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

<sup>†</sup>Maximum test duration 2.0 ms, one output loaded at a time.

NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>.

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

		V <sub>CC</sub> * (V)		74AC		74AC			
Symbol	Parameter		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay CP to I/O <sub>n</sub>	3.3 5.0	9.0 6.0	- -	20.5 14.5	7.5 5.0	22.5 16	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>n</sub>	3.3 5.0	10 6.5	-	23 16	8.5 6.0	24.5 17.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay $\overline{\rm MR}$ to ${\rm Q_0}$ or ${\rm Q_7}$	3.3 5.0	9.0 5.5	-	22.5 15.5	7.5 5.0	25.0 17.0	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to I/On	3.3 5.0	9.0 5.5	-	21.5 15.0	7.5 5.0	24.0 16.5	ns	3–6
t <sub>PZH</sub>	Output Enable Time  OE to I/On	3.3 5.0	7.0 4.5	1	18 12.5	6.0 4.0	19.5 13.5	ns	3–7
t <sub>PZL</sub>	Output Enable Time  OE to I/On	3.3 5.0	7.0 5.0	1	18 12.5	6.0 4.0	20.5 14	ns	3–8
t <sub>PHZ</sub>	Output Disable Time  OE to I/On	3.3 5.0	6.5 3.5	-	18.5 14	5.5 3.0	19.5 15	ns	3–7
t <sub>PLZ</sub>	Output Disable Time  OE to I/On	3.3 5.0	5.5 3.5	-//	17 12.5	4.5 2.0	19 13.5	ns	3–8

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

## **AC OPERATING REQUIREMENTS**

			3	74AC	74AC	Unit	Fig. No.
Symbol	Parameter	V <sub>cc</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
		O	Тур	Guarantee	d Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	3.3 5.0		8.0 5.0	8.5 5.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	3.3 5.0	1 1	0.5 1.0	0.5 1.0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW I/On to CP	3.3 5.0		5.5 3.5	6.0 4.0	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW I/On to CP	3.3 5.0		0 1.0	0 1.0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW DS <sub>0</sub> or DS <sub>7</sub> to CP	3.3 5.0		6.5 4.0	7.0 4.5	ns	3-6
t <sub>h</sub>	Hold Time, HIGH or LOW DS <sub>0</sub> or DS <sub>7</sub> to CP	3.3 5.0		0 1.0	0.5 1.0	ns	3–6
t <sub>w</sub>	CP Pulse Width, LOW	3.3 5.0	-	4.5 3.5	5.0 3.5	ns	3–6
t <sub>w</sub>	MR Pulse Width, LOW	3.3 5.0	- -	4.5 3.5	5.0 3.5	ns	3–9
t <sub>rec</sub>	Recovery Time MR to CP	3.3 5.0	- -	1.5 1.5	1.5 1.5	ns	3-9

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### **DC CHARACTERISTICS**

			74A	CT	74ACT		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Unit	Conditions
			Тур	Guar	anteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> – 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5	-	3.86 4.86	3.76 4.76	V	$^{*}$ V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> $^{-24}$ mA $^{IOH}$ $^{-24}$ mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5	-	0.36 0.36	0.44 0.44	٧	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $24 \text{ mA}$ $I_{OL}$ $24 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	Ā	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>OZT</sub>	Maximum 3-State Current	5.5	-	±0.6	±6.0	μΑ	$\begin{aligned} &V_{I}\left(OE\right)=V_{IL},V_{IH}\\ &V_{I}=V_{CC},GND\\ &V_{O}=V_{CC},GND \end{aligned}$
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	$O^{Y}$ .	1.5	mA	$V_{I} = V_{CC} - 2.1 \text{ V}$
I <sub>OLD</sub>	†Minimum Dynamic	5.5	45	0	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	<b>/</b> - <	2-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	(0)	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

				74ACT		74ACT			
Symbol	Parameter	V <sub>CC</sub> * (V)		д = +25° С <sub>L</sub> = 50 р		T <sub>A</sub> = - to +8 C <sub>L</sub> = 8	85°C	Unit	Fig. No.
			Min	Тур	Max	Min	Max		
f <sub>max</sub>	Maximum Input Frequency	5.0	120	_	-	110	_	MHz	3–3
t <sub>PLH</sub>	Propagation Delay CP to $Q_{0 \text{ or }} Q_{7}$	5.0	4.0	_	12.5	3.0	14	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to $Q_0$ or $Q_7$	5.0	4.0	-	13.5	3.5	15	ns	3–6
t <sub>PLH</sub>	Propagation Delay CP to I/O <sub>n</sub>	5.0	4.5	-	12.5	4.5	13.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>n</sub>	5.0	5.0	-	15	4.5	16.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>0 or</sub> Q <sub>7</sub>	5.0	4.0	-	15	4.0	18	ns	3–6
t <sub>PHL</sub>	Propagation Delay MR to I/On	5.0	4.0	_	14.5	3.5	17.5	ns	3–6
t <sub>PZH</sub>	Output Enable Time OE to I/On	5.0	2.5	-	12	1.5	13	ns	3–7
t <sub>PZL</sub>	Output Enable Time OE to I/On	5.0	2.0		12	1.5	13.5	ns	3–8
t <sub>PHZ</sub>	Output Disable Time OE to I/On	5.0	2.0	- <del>-</del> ()	12.5	2.0	13.5	ns	3–7
t <sub>PLZ</sub>	Output Disable Time OE to I/On	5.0	2.5	2	11.5	2.0	12.5	ns	3–8
*Voltage Rar	Output Disable Time OE to I/On Output Disable Time OE to I/On Output Disable Time OE to I/On nge 5.0 V is 5.0 V ±0.5 V.	ATIV		SR.	*				

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

## **AC OPERATING REQUIREMENTS**

	Parameter			74ACT	74ACT	Unit	Fig. No.
Symbol				<sub>A</sub> = +25°C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Тур	Guaranteed	d Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	5.0	-	5.0	5.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	5.0	-	1.0	1.0	ns	3–9
t <sub>s</sub>	Setup Time, HIGH or LOW I/On to CP	5.0	-	4.0	4.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW I/O <sub>n</sub> to CP	5.0	-	1.0	1.0	ns	3–9
ts	Setup Time, HIGH or LOW DS <sub>0</sub> or DS <sub>7</sub> to CP	5.0		4.5	5.0	ns	3–6
t <sub>h</sub>	Hold Time, HIGH or LOW DS <sub>0</sub> or DS <sub>7</sub> to CP	5.0	-	1.0	1.0	ns	3–6
t <sub>w</sub>	CP Pulse Width HIGH or LOW	5.0		4.0	4.5	ns	3–9
t <sub>w</sub>	MR Pulse Width, LOW	5.0	-	3.5	3.5	ns	3–9
t <sub>rec</sub>	Recovery Time MR to CP	5.0	-	1.5	1.5	ns	3–9

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V ±0.5 V.

# CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	170	pF	V <sub>CC</sub> = 5.0 V

#### **MARKING DIAGRAMS**

PDIP-20

<u>ሉ ሉ ሉ ሉ ሉ ሉ ሉ ሉ ሉ</u> MC74AC299N 0 AWLYYWW 

SO-20

AC299 **AWLYYWW** 


MC74ACT299N O AWLYYWW <del>VVVVVVVVV</del>

ACT299 AWLYYWW 

PIERSE OF SERVER OF THE OFFICE OF SERVER OF THE OFFICE OF SERVER OF THE OFFICE OFFICE OF THE OFFICE OF THE OFFICE OFFICE OFFICE OFFICE OFFICE


## PACKAGE DIMENSIONS

## PDIP-20 **N SUFFIX** 20 PIN PLASTIC DIP PACKAGE CASE 738-03 **ISSUE E**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01



- AUTES:

  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
c	0.23	0.32		
ם	12.65	12.95		
Е	7.40	7.60		
е	1.27 BSC			
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative