# **Dual Precision Monostable Multivibrator (Retriggerable, Resettable)**

# MC74HC4538A

The MC74HC4538A is identical in pinout to the MC14538B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This dual monostable multivibrator may be triggered by either the positive or the negative edge of an input pulse, and produces a precision output pulse over a wide range of pulse widths. Because the device has conditioned trigger inputs, there are no trigger—input rise and fall time restrictions. The output pulse width is determined by the external timing components,  $R_x$  and  $C_x$ . The device has a reset function which forces the Q output low and the  $\overline{Q}$  output high, regardless of the state of the output pulse circuitry.

#### **Features**

- Unlimited Rise and Fall Times Allowed on the Trigger Inputs
- Output Pulse is Independent of the Trigger Pulse Width
- ± 10% Guaranteed Pulse Width Variation from Part to Part (Using the Same Test Jig)
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 145 FETs or 36 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant








TSSOP-16 DT SUFFIX CASE 948F

#### **PIN ASSIGNMENT**

			_
GND [	1 ●	16	□ v <sub>cc</sub>
C <sub>X</sub> 1/R <sub>X</sub> 1	2	15	] GND
RESET 1	3	14	C <sub>X</sub> 2/R <sub>X</sub> 2
A1 [	4	13	RESET 2
B1 [	5	12	] A2
Q1 [	6	11	] B2
Q1 [	7	10	] Q2
GND [	8	9	] Q2

#### **MARKING DIAGRAMS**





A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or ■ = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 2.

#### **FUNCTION TABLE**

	Inputs		Outputs
Reset	Α	В	Q
H	۲ /	ΤZ	7 7 7
H	X	L	Not Triggered
H	H	X	Not Triggered
H	L,H, ∕	H	Not Triggered
	L	L,H, ∠	Not Triggered
\ \	X	X	L H
	X	X	Not Triggered




Figure 1. Logic Diagram

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC4538ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel

### **DISCONTINUED** (Note 1)

MC74HC4538ADG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV74HC4538ADR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74HC4538ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLVHC4538ADTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

<sup>1.</sup> **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.

#### **MAXIMUM RATINGS**

Symbol	F	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \le V_{I} \le V_{CC} + 0.5$	V
Vo	DC Output Voltage	(Note 2)	$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
I <sub>IK</sub>	DC Input Diode Current	A, B, Reset $C_X$ , $R_X$	±20 ±30	mA
I <sub>OK</sub>	DC Output Diode Current		±25	mA
ΙO	DC Output Sink Current		±25	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin		±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case for	or 10 Seconds	260	°C
TJ	Junction temperature under Bias		+150	°C
$\theta_{\sf JA}$	Thermal resistance	SOIC TSSOP	112 148	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 85°C	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 100 > 500	V
I <sub>Latchup</sub>	Latchup Performance	Above V <sub>CC</sub> and Below GND at 85°C (Note 6)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 2. IO absolute maximum rating must be observed.
- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to EIA/JESD22-A115-A.
- 5. Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GN	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 6) A or B (Figure 4)	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0 -	1000 500 400 No Limit	ns
R <sub>x</sub>	External Timing Resistor	V <sub>CC</sub> < 4.5 V V <sub>CC</sub> ≥ 4.5 V	1.0 2.0	† †	kΩ
C <sub>x</sub>	External Timing Capacitor		0	†	μF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>†</sup>The maximum allowable values of  $R_X$  and  $C_X$  are a function of the leakage of capacitor  $C_X$ , the leakage of the HC4538A, and leakage due to board layout and surface resistance. For most applications,  $C_X/R_X$  should be limited to a maximum value of 10  $\mu$ F/1.0  $M\Omega$ . Values of  $C_X > 1.0 \mu$ F may cause a problem during power down (see Power Down Considerations). Susceptibility to externally induced noise signals may occur for  $R_X > 1.0 M\Omega$ .

<sup>7.</sup> Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

#### **DC CHARACTERISTICS**

				Guaranteed Limits									
			v <sub>cc</sub>	-5	5 to 25	°C		≤ 85°C	;	<u> </u>	≤ 125°(	;	1
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20  \mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2			1.5 3.15 4.2			V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20  \mu\text{A}$	2.0 4.5 6.0			0.5 1.35 1.8			0.5 1.35 1.8			0.5 1.35 1.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20  \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9			1.9 4.4 5.9			1.9 4.4 5.9			V
		$\begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq -4.0 \text{ mA} \\  I_{out}  &\leq -5.2 \text{ mA} \end{aligned}$	4.5 6.0	3.98 5.48			3.84 5.34			3.7 5.2			
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20  \mu\text{A}$	2.0 4.5 6.0			0.1 0.1 0.1			0.1 0.1 0.1			0.1 0.1 0.1	V
		$\begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 4.0 \text{ mA} \\  I_{out}  &\leq 5.2 \text{ mA} \end{aligned}$	4.5 6.0			0.26 0.26			0.33 0.33			0.4 0.4	
I <sub>in</sub>	Maximum Input Leakage Current (A, B, Reset)	$V_{in} = V_{CC}$ or GND	6.0			±0.1			±1.0			±1.0	μА
l <sub>in</sub>	Maximum Input Leakage Current (R <sub>x</sub> , C <sub>x</sub> )	$V_{in} = V_{CC}$ or GND	6.0			± 50			±500			±500	nA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per package) Standby State	$V_{in} = V_{CC}$ or GND Q1 and Q2 = Low $I_{out} = 0 \mu A$	6.0			130			220			350	μΑ
I <sub>CC</sub>	Maximum Supply Current (per package)	$V_{in} = V_{CC}$ or GND Q1 and Q2 = High $I_{out} = 0 \mu A$		25°C		25°C -45°C to 85°C			–55°C to 125°C				
	Active State	Pins 2 and 14 = 0.5 V <sub>CC</sub>	6.0		400			600				800	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ )

			Guaranteed Limits						
		V	–55 to 25°C		≤ <b>85</b> ° <b>C</b>		≤ 125°C		
Symbol	Parameter	V <sub>CC</sub>	Min	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub>	Maximum Propagation Delay Input A or B to Q (Figures 5 and 7)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
t <sub>PHL</sub>	Maximum Propagation Delay Input A or B to NQ (Figures 5 and 7)	2.0 4.5 6.0		195 39 33		245 49 42		295 59 50	ns
t <sub>PHL</sub>	Maximum Propagation Delay Reset to Q (Figures 6 and 7)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
t <sub>PLH</sub>	Maximum Propagation Delay Reset to NQ (Figures 6 and 7)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
t <sub>TLH,</sub> t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 6 and 7)	2.0 4.5 6.0		75 15 13		95 19 16		110 22 19	ns
C <sub>in</sub>		-		10 25		10 25		10 25	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (per Multivibrator)*	150	pF

<sup>\*</sup>Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# **TIMING CHARACTERISTICS** (Input $t_f = t_f = 6.0 \text{ ns}$ )

				G	uarante	ed Limit	s		
		Vcc	−55 to	25°C	≤ <b>85</b> ° <b>C</b>		≤ 125°C		
Symbol	Parameter	VCC	Min	Max	Min	Max	Min	Max	Unit
t <sub>rr</sub>	Minimum Retrigger Time, Input A or B (Figure 6) (Note 8)	2.0 4.5 6.0	- - -		- - -				ns
t <sub>rec</sub>	Minimum Recovery Time, Inactive to A or B (Figure 6)	2.0 4.5 6.0	0 0 0		0 0 0		0 0 0		ns
t <sub>w</sub>	Minimum Pulse Width, Input A or B (Figure 5)	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15		ns
t <sub>w</sub>	Minimum Pulse Width, Reset (Figure 6)	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15		ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times, Reset (Figure 6)	2.0 4.5 6.0		1000 500 400		1000 500 400		1000 500 400	ns
	A or B (Figure 6)	2.0 4.5 6.0	No Limit						

8. 
$$t_{rr}(ns) = \frac{V_{CC} (volts) \times C_{x} (pF)}{30.5}$$

# OUTPUT PULSE WIDTH CHARACTERISTICS (Rx = 10 k $\Omega$ , Cx = 0.1 $\mu$ F, CL = 50 pF)

		Conditions		Guaranteed Limits						
			v <sub>cc</sub>	–55 to	25°C	≤ 85	5°C	≤ 12	5°C	
Symbol	Parameter	Timing Components	V	Min	Max	Min	Max	Min	Max	Unit
	Output Pulse Width (Note 9) (Figures 5 and 6)			0.63	0.77	0.6	0.8	0.59	0.81	ms
τ	Pulse Width Match Between Circuits in the same Package	$R_X = 10 \text{ k}\Omega,$ $C_X = 0.1 \mu\text{F}$	5.0			±5	5.0			%
	Pulse Width Match Variation (Part to Part) (Note 11)					±1	10			%

# OUTPUT PULSE WIDTH CHARACTERISTICS (Rx = 100 k $\Omega$ , Cx = 1 nF, CL = 50 pF)

		С	Guara						
Symbol	Parameter	Timing Components	V <sub>CC</sub> V	Ambient Temperature	Min	Тур	Max	Unit	
	Output Pulse Width (Note 10)	$R_x = 100 k\Omega$ , $C_x = 1 nF$			25°C	-	79	-	μS
τ	Pulse Width Match Between Circuits in the same Package		5.0	–55 to 125°C	-5.0	_	+5.0	%	
τ	Pulse Width Match Variation (Part to Part) (Note 11)			–55 to 125°C	-10	_	+10	%	
_	Temperature Variance			–55 to 125°C	-	+0.05	-	μs/°C	
_	Power Supply Variance			–55 to 125°C	_	-8.0	-	μs/V	

<sup>9.</sup>  $\tau = kR_xC_x$  and k = 0.7 for the output pulse width corresponding to  $R_x = 10~k\Omega$ ,  $C_x = 0.1~\mu F$ . 10.  $\tau = kR_xC_x$  and k = 0.79 for the output pulse width corresponding to  $R_x = 100~k\Omega$ ,  $C_x = 1~nF$ . 11. Pulse width match variation between ICs (part–to–part) is defined with identical  $R_x$ ,  $C_x$ ,  $V_{CC}$  and a specific temperature.

#### **TYPICAL CHARACTERISTICS**




Figure 2. Typical Output Pulse Width Constant, k, versus Supply Voltage (For output pulse widths  $> 100 \ \mu s$ :  $\tau = kR_xC_x$ )




Figure 3. Output Pulse Width versus Timing Capacitance




Figure 4. Normalized Output Pulse Width versus Power Supply Voltage




Figure 5. Normalized Output Pulse Width versus Power Supply Voltage




Figure 6. Normalized Output Pulse Width versus Power Supply Voltage




Figure 7. Switching Waveform





Figure 8. Switching Waveform



\*Includes all probe and jig capacitance

Figure 9. Test Circuit

#### PIN DESCRIPTIONS

#### **INPUTS**

#### A1, A2 (Pins 4, 12)

Positive–edge trigger inputs. A rising–edge signal on either of these pins triggers the corresponding multivibrator when there is a high level on the B1 or B2 input.

#### B1, B2 (Pins 5, 11)

Negative—edge trigger inputs. A falling—edge signal on either of these pins triggers the corresponding multivibrator when there is a low level on the A1 or A2 input.

#### Reset 1, Reset 2 (Pins 3, 13)

Reset inputs (active low). When a low level is applied to one of these pins, the Q output of the corresponding multivibrator is reset to a low level and the  $\overline{Q}$  output is set to a high level.

# $C_X 1/R_X 1$ and $C_X 2/R_X 2$ (Pins 2 and 14)

External timing components. These pins are tied to the common points of the external timing resistors and

capacitors (see the Block Diagram). Polystyrene capacitors are recommended for optimum pulse width control. Electrolytic capacitors are not recommended due to high leakages associated with these type capacitors.

#### **GND (Pins 1 and 15)**

External ground. The external timing capacitors discharge to ground through these pins.

#### **OUTPUTS**

#### Q1, Q2 (Pins 6, 10)

Noninverted monostable outputs. These pins (normally low) pulse high when the multivibrator is triggered at either the A or the B input. The width of the pulse is determined by the external timing components,  $R_X$  and  $C_X$ .

### Q1, Q2 (Pins 7, 9)

Inverted monostable outputs. These pins (normally high) pulse low when the multivibrator is triggered at either the A or the B input. These outputs are the inverse of Q1 and Q2.




Figure 10. Logic Detail (1/2 the Device)

#### **CIRCUIT OPERATION**

Figure 11 shows the HC4538A configured in the retriggerable mode. Briefly, the device operates as follows (refer to Figure 10): In the quiescent state, the external timing capacitor,  $C_x$ , is charged to  $V_{CC}$ . When a trigger occurs, the Q output goes high and  $C_x$  discharges quickly to the lower reference voltage ( $V_{ref}$  Lower  $\approx 1/3$   $V_{CC}$ ).  $C_x$  then charges, through  $R_x$ , back up to the upper reference voltage ( $V_{ref}$  Upper  $\approx 2/3$   $V_{CC}$ ), at which point the one–shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the logic detail (Figure 10) and the timing diagram (Figure 11).

#### **QUIESCENT STATE**

In the quiescent state, before an input trigger appears, the output latch is high and the reset latch is high (#1 in Figure 11). Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (#2, Figure 11).

The output of the trigger–control circuit is low (#3), and transistors M1, M2, and M3 are turned off. The external timing capacitor,  $C_x$ , is charged to  $V_{CC}$  (#4), and both the upper and lower reference circuit has a low output (#5).

In addition, the output of the trigger-control reset circuit is low.

#### TRIGGER OPERATION

The HC4538A is triggered by either a rising–edge signal at input A (#7) or a falling–edge signal at input B (#8), with the unused trigger input and the Reset input held at the voltage levels shown in the Function Table. Either trigger signal will cause the output of the trigger–control circuit to go high (#9).

The trigger–control circuit going high simultaneously initiates two events. First, the output latch goes low, thus taking the Q output of the HC4538A to a high state (#10). Second, transistor M3 is turned on, which allows the external timing capacitor,  $C_x$ , to rapidly discharge toward ground (#11). (Note that the voltage across  $C_x$  appears at the input of both the upper and lower reference circuit comparator).

When  $C_x$  discharges to the reference voltage of the lower reference circuit (#12), the outputs of both reference circuits will be high (#13). The trigger–control reset circuit goes high, resetting the trigger–control circuit flip–flop to a low state (#14). This turns transistor M3 off again, allowing  $C_x$  to begin to charge back up toward  $V_{CC}$ , with a time constant  $t = R_x C_x$  (#15). Once the voltage across  $C_x$  charges to above the lower reference voltage, the lower reference circuit will go low allowing the monostable multivibrator to be retriggered.




Figure 11. Timing Diagram

When  $C_x$  charges up to the reference voltage of the upper reference circuit (#17), the output of the upper reference circuit goes low (#18). This causes the output latch to toggle, taking the Q output of the HC4538A to a low state (#19), and completing the time—out cycle.

#### **POWER-DOWN CONSIDERATIONS**

Large values of  $C_x$  may cause problems when powering down the HC4538A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from  $V_{CC}$  through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn–off time of the  $V_{CC}$  power supply must not be faster than  $t = V_{CC} \cdot C_x/(30 \text{ mA})$ . For example, if  $V_{CC} = 5.0 \text{ V}$  and  $C_x = 15 \,\mu\text{F}$ , the  $V_{CC}$  supply must turn off no faster than  $t = (5.0 \text{ V}) \cdot (15 \,\mu\text{F})/30 \text{ mA} = 2.5 \text{ ms}$ . This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of  $V_{CC}$  to zero volts occurs, the HC4538A may sustain damage. To avoid this possibility, use an external damping diode,  $D_x$ , connected as shown in Figure 12. Best results can be achieved if diode  $D_x$  is chosen to be a germanium or Schottky type diode able to withstand large current surges.

#### **RESET AND POWER ON RESET OPERATION**

A low voltage applied to the Reset pin always forces the Q output of the HC4538A to a low state.

The timing diagram illustrates the case in which reset occurs (#20) while  $C_x$  is charging up toward the reference voltage of the upper reference circuit (#21). When a reset

occurs, the output of the reset latch goes low (#22), turning on transistor M1. Thus  $C_x$  is allowed to quickly charge up to  $V_{CC}$  (#23) to await the next trigger signal.

On power up of the HC4538A the power—on reset circuit will be high causing a reset condition. This will prevent the trigger—control circuit from accepting a trigger input during this state. The HC4538A's Q outputs are low and the  $\overline{Q}$  not outputs are high.

#### RETRIGGER OPERATION

When used in the retriggerable mode (Figure 13), the HC4538A may be retriggered during timing out of the output pulse at any time after the trigger—control circuit flip—flop has been reset (#24), and the voltage across  $C_x$  is above the lower reference voltage. As long as the  $C_x$  voltage is below the lower reference voltage, the reset of the flip—flop is high, disabling any trigger pulse. This prevents M3 from turning on during this period resulting in an output pulse width that is predictable.

The amount of undershoot voltage on  $R_xC_x$  during the trigger mode is a function of loop delay, M3 conductivity, and  $V_{DD}$ . Minimum retrigger time, trr (Figure 7), is a function of 1) time to discharge  $R_xC_x$  from  $V_{DD}$  to lower reference voltage ( $T_{discharge}$ ); 2) loop delay ( $T_{delay}$ ); 3) time to charge  $R_xC_x$  from the undershoot voltage back to the lower reference voltage ( $T_{charge}$ ).

Figure 14 shows the device configured in the non-retriggerable mode.

For additional information, please see Application Note (AN1558/D) titled *Characterization of Retrigger Time in the HC4538A Dual Precision Monostable Multivibrator.* 







Figure 12. Discharge Protection During Power Down

#### **TYPICAL APPLICATIONS**










Figure 13. Retriggerable Monostable Circuitry

Figure 14. Non-retriggerable Monostable Circuitry





Figure 15. Connection of Unused Section









#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


**DATE 29 MAY 2024** 

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS					
DIM	MIN	NOM	MAX		
А	1.35	1.55	1.75		
A1	0.00	0.05	0.10		
A2	1.35	1.50	1.65		
b	0.35	0.42	0.49		
С	0.19	0.22	0.25		
D	9.90 BSC				
Е	6.00 BSC				
E1	3.90 BSC				
е	1.27 BSC				
h	0.25		0.50		
L	0.40	0.83	1.25		
L1	1.05 REF				
Θ	0.		7°		
TOLERANCE OF FORM AND POSITION					
aaa	0.10				
bbb	0.20				
ccc	0.10				
ddd	0.25				
eee	0.10				



#### RECOMMENDED MOUNTING FOOTPRINT

\*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# SOIC-16 9.90x3.90x1.50 1.27P

CASE 751B ISSUE L

**DATE 29 MAY 2024** 

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.		5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.		6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPUT)		
8.	DRAIN, #4		CATHODE	8.	SOURCE P-CH		
a							
٥.	GATE, #4		ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT)		
10. 11.	SOURCE, #4 GATE, #3	10. 11.	ANODE ANODE	10. 11.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
10. 11. 12.	SOURCE, #4 GATE, #3 SOURCE, #3	10. 11. 12.	ANODE ANODE ANODE	10. 11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
10. 11. 12. 13.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	10. 11. 12. 13.	ANODE ANODE ANODE ANODE	10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
10. 11. 12. 13. 14.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	10. 11. 12. 13.	ANODE ANODE ANODE ANODE ANODE	10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		
10. 11. 12. 13. 14. 15.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	10. 11. 12. 13. 14.	ANODE ANODE ANODE ANODE ANODE ANODE	10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GOMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
10. 11. 12. 13. 14.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	10. 11. 12. 13.	ANODE ANODE ANODE ANODE ANODE	10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 19 OCT 2006** 






TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8 °	0 °	8 °	

#### **RECOMMENDED** SOLDERING FOOTPRINT\*



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales