LDO Regulator - Dual, Low I_Q

130 mA

NCP153

XDFN6, 1.2x1.2
CASE 711AT

MARKING DIAGRAM

GA = Specific Device Code
M = Date Code

The NCP153 is 130 mA, Dual Output Linear Voltage Regulator that provides a very stable and accurate voltage with very low noise and high Power Supply Rejection Ratio (PSRR) suitable for RF applications. In order to optimize performance for battery operated portable applications, the NCP153 employs the Adaptive Ground Current Feature for low ground current consumption during light-load conditions. Device also incorporates foldback current protection to reduce short circuit current and protect powered devices.

Features

- Operating Input Voltage Range: 1.9 V to 5.25 V
- Two Independent Output Voltages:
  (for details please refer to the Ordering Information section)
- Very Low Dropout: 130 mV Typical at 130 mA
- Low IQ of typ. 50 μA per Channel
- High PSRR: 75 dB at 1 kHz
- Two Independent Enable Pins
- Over Current Protection: 165 mA Typical
- Foldback Short Circuit Protection
- Thermal Shutdown
- Stable with a 0.22 μF Ceramic Output Capacitor
- Available in XDFN6 1.2 x 1.2 mm Package
- Active Output Discharge for Fast Output Turn-Off
- These are Pb-Free Devices

Typical Applications

- Smartphones, Tablets, Wireless Handsets
- Wireless LAN, Bluetooth®, ZigBee® Interfaces
- Other Battery Powered Applications

PIN CONNECTIONS



XDFN6
(Top view)

ORDERING INFORMATION

See detailed ordering and shipping information on page 13 of this data sheet.



Figure 1. Typical Application Schematic



Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

Pin No. XDFN6	Pin Name	Description
1	OUT1	Regulated output voltage of the first channel. A small 0.22 μF ceramic capacitor is needed from this pin to ground to assure stability.
2	OUT2	Regulated output voltage of the second channel. A small 0.22 μF ceramic capacitor is needed from this pin to ground to assure stability.
3	GND	Power supply ground. Soldered to the copper plane allows for effective heat dissipation.
4	EN2	Driving EN2 over 0.9 V turns-on OUT2. Driving EN below 0.4 V turns-off the OUT2 and activates the active discharge.
5	IN	Input pin common for both channels. It is recommended to connect 0.22 μF ceramic capacitor close to the device pin.
6	EN1	Driving EN1 over 0.9 V turns-on OUT1. Driving EN below 0.4 V turns-off the OUT1 and activates the active discharge.
−	EP	Exposed pad must be tied to ground. Soldered to the copper plane allows for effective thermal dissipation.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V_{IN}	−0.3 V to 6 V	V
Output Voltage	V_{OUT1}, V_{OUT2}	−0.3 V to VIN + 0.3 V or 6 V	V
Enable Inputs	V_{EN1}, V_{EN2}	−0.3 V to 6 V	V
Output Short Circuit Duration	t_{SC}	Indefinite	s
Maximum Junction Temperature	$T_{J(MAX)}$	150	°C
Storage Temperature	T_{STG}	−55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD_{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD_{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
2. This device series incorporates ESD protection and is tested by the following methods:
   ESD Human Body Model tested per EIA/JESD22-A114
   ESD Machine Model tested per EIA/JESD22-A115
   Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN6 1.2 x 1.2 mm, Thermal Resistance, Junction-to-Air Thermal Characterization Parameter, Junction-to-Lead (Pin 2)	 θ_{JA} θ_{JL}	170	°C/W

3. Single component mounted on 1 oz, FR4 PCB with 645mm2 Cu area.

ELECTRICAL CHARACTERISTIC

$-40\ °C \le T_J \le 85\ °C$; $V_{IN} = V_{OUT(NOM)} + 1$ V or 2.5 V, whichever is greater; $V_{EN} = 0.9$ V, $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 0.22\ \mu F$. Typical values are at $T_J = +25\ °C$. Min/Max values are specified for $T_J = -40\ °C$ and $T_J = 85\ °C$ respectively. (Note 4)

Parameter	Test Conditions		Symbol	Min	Typ	Max	Unit
Operating Input Voltage			V_{IN}	1.9		5.25	V
Output Voltage Accuracy	$-40\ °C \le T_J \le 85\ °C$	$V_{OUT} > 2$ V	V_{OUT}	−2		+2	%
		$V_{OUT} \le 2$ V		−60		+60	mV
Line Regulation	$V_{OUT} + 0.5$ V or 2.5 V $\le V_{IN} \le 5$ V		Reg_{LINE}		0.02	0.1	%/V
Load Regulation	$I_{OUT} = 1$ mA to 130 mA, $T_J = +25\ °C$		Reg_{LOAD}		15	50	mV
Dropout Voltage (Note 5)	$I_{OUT} = 130$ mA, $T_J = +25\ °C$	$V_{OUT(nom)} = 1.8$ V	V_{DO}		265	280	mV
		$V_{OUT(nom)} = 3.3$ V			130	150	
Output Current	$T_J = +25°C$		I_{OUT}	130			mA
OCP Level	$V_{OUT} = 90\%\ V_{OUT(nom)}$, $T_J = +25\ °C$		I_{OCP}	135	165	195	mA
Short Circuit Current	$V_{OUT} = 0$ V, $T_J = +25\ °C$		I_{SC}		55		mA
Quiescent Current	$I_{OUT} = 0$ mA, EN1 = V_{IN}, EN2 = 0 V or EN2 = V_{IN}, EN1 = 0 V		I_Q		50	100	μA
	$I_{OUT1} = I_{OUT2} = 0$ mA, $V_{EN1} = V_{EN2} = V_{IN}$		I_Q		85	200	μA
Shutdown Current (Note 6)	$V_{EN} \le 0.4$ V, $V_{IN} = 5.25$ V		I_{DIS}		0.1	1	μA
EN Pin Threshold Voltage High Threshold Low Threshold	 V_{EN} Voltage increasing V_{EN} Voltage decreasing		 V_{EN_HI} V_{EN_LO}	 0.9		 0.4	V
EN Pin Input Current	$V_{EN} = V_{IN} = 5.25$ V		I_{EN}		0.3	1.0	μA
Power Supply Rejection Ratio	$V_{IN} = V_{OUT}+1$ V for $V_{OUT} > 2$ V, $V_{IN} =$ 2.5 V, for $V_{OUT} \le 2$ V, $I_{OUT} = 10$ mA	f = 1 kHz	PSRR		75		dB
Output Noise Voltage	f = 10 Hz to 100 kHz		V_N		75		μV_{rms}
Active Discharge Resistance	$V_{IN} = 4$ V, $V_{EN} < 0.4$ V		R_{DIS}		50		Ω
Thermal Shutdown Temperature	Temperature increasing from $T_J = +25\ °C$		T_{SD}		160		°C
Thermal Shutdown Hysteresis	Temperature falling from T_{SD}		T_{SDH}	−	20	−	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at $T_J = T_A = 25\ °C$. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
5. Characterized when V_{OUT} falls 100 mV below the regulated voltage at $V_{IN} = V_{OUT(NOM)} + 1$ V.
6. Shutdown Current is the current flowing into the IN pin when the device is in the disable state.

TYPICAL CHARACTERISTICS



Figure 3. Output Voltage vs. Temperature – V_{OUT} = 1.8 V



Figure 4. Output Voltage vs. Temperature – V_{OUT} = 3.3 V



Figure 5. Ground Current vs. Output Current – One Output Load



Figure 6. Ground Current vs. Output Current – Different Load Combinations



Figure 7. Quiescent Current vs. Input Voltage – Both Outputs ON



Figure 8. Line Regulation vs. Temperature – V_{OUT} = 1.8 V

TYPICAL CHARACTERISTICS



Figure 9. Line Regulation vs. Temperature − V_{OUT} = 3.3 V



Figure 10. Load Regulation vs. Temperature − V_{OUT} = 1.8 V



Figure 11. Load Regulation vs. Temperature − V_{OUT} = 3.3 V



Figure 12. Dropout Voltage vs. Output Current − V_{OUT} = 1.8 V



Figure 13. Dropout Voltage vs. Output Current − V_{OUT} = 3.3 V



Figure 14. Dropout Voltage vs. Temperature − V_{OUT} = 1.8 V

TYPICAL CHARACTERISTICS



Figure 15. Dropout Voltage vs. Temperature – V_{OUT} = 3.3 V



Figure 16. Current Limit vs. Temperature



Figure 17. Short Circuit Current vs. Temperature



Figure 18. Current Foldback Protection − 3.3 V



Figure 19. Current Foldback Protection − 1.8 V



Figure 20. Disable Current vs. Temperature

TYPICAL CHARACTERISTICS



Figure 21. Enable Voltage Threshold vs. Temperature



Figure 22. Stability vs. ESR



Figure 23. Current To Enable Pin vs. Temperature



Figure 24. Discharge Resistance vs. Temperature



Figure 25. Power Supply Rejection Ratio, V_{OUT} = 1.8 V, C_{OUT} = 0.22 μF



Figure 26. Power Supply Rejection Ratio, V_{OUT} = 3.3 V, C_{OUT}=0.22 μF

TYPICAL CHARACTERISTICS



Figure 27. Output Voltage Noise Spectral Density for V_{OUT} = 1.8 V, C_{OUT} = 220 nF

I_{OUT}	RMS Output Noise (μV)	
	10 Hz − 100 kHz	100 Hz − 100 kHz
1 mA	68.07	67.07
10 mA	67.30	66.31
100 mA	68.31	67.35



Figure 28. Output Voltage Noise Spectral Density for V_{OUT} = 3.3 V, C_{OUT} = 220 nF

I_{OUT}	RMS Output Noise (μV)	
	10 Hz − 100 kHz	100 Hz − 100 kHz
1 mA	108.34	106.75
10 mA	107.18	105.56
100 mA	109.12	107.54

TYPICAL CHARACTERISTICS



Figure 29. Enable Turn-on Response – VR1 = 10 mA, VR2 = Off



Figure 30. Enable Turn-on Response – VR1 = 10 mA, VR2 = 1 mA



Figure 31. Line Transient Response – Rising Edge, $V_{EN1} = V_{EN2} = V_{IN}$, $V_{OUT1} = 3.3$ V, $I_{OUT1} = 10$ mA



Figure 32. Line Transient Response – Falling Edge, $V_{EN1} = V_{EN2} = V_{IN}$, $V_{OUT1} = 3.3$ V, $I_{OUT1} = 10$ mA



Figure 33. Load Transient Response – Rising Edge, $I_{OUT} = 1$ mA to 130 mA – 3.3 V



Figure 34. Load Transient Response– Falling Edge, $I_{OUT} = 130$ mA to 1 mA – 3.3 V

TYPICAL CHARACTERISTICS



Figure 35. Load Transient Response – Rising Edge, I_{OUT} = 1 mA to 130 mA – 1.8 V



Figure 36. Load Transient Response – Falling Edge, I_{OUT} = 130 mA to 1 mA – 1.8 V



Figure 37. Load Transient Response – Rising Edge, I_{OUT} = 0.1 mA to 130 mA



Figure 38. Load Transient Response – Falling Edge, I_{OUT} = 130 mA to 0.1 mA



Figure 39. Turn-on/off - Slow Rising V_{IN}



Figure 40. Enable Turn-off

APPLICATIONS INFORMATION

General

The NCP153 is a dual output high performance 130 mA Low Dropout Linear Regulator. This device delivers very high PSRR (75 dB at 1 kHz) and excellent dynamic performance as load/line transients. In connection with low quiescent current this device is very suitable for various battery powered applications such as tablets, cellular phones, wireless and many others. Each output is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design. The NCP153 device is housed in XDFN-6 1.2 mm x 1.2 mm package which is useful for space constrains application.

Input Capacitor Selection (C_{IN})

It is recommended to connect at least a 0.22 μF Ceramic X5R or X7R capacitor as close as possible to the IN pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the min. or max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes. Larger input capacitor may be necessary if fast and large load transients are encountered in the application.

Output Decoupling (C_{OUT})

The NCP153 requires an output capacitor for each output connected as close as possible to the output pin of the regulator. The recommended capacitor value is 0.22 μF and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCP153 is designed to remain stable with minimum effective capacitance of 0.15 μF to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias.

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than 2 Ω. Larger output capacitors and lower ESR could improve the load transient response or high frequency PSRR. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature.

Enable Operation

The NCP153 uses the dedicated EN pin for each output channel. This feature allows driving outputs separately.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned-off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage V_{OUT} is pulled to GND through a 50 Ω resistor. In the disable state the device consumes as low as typ. 10 nA from the V_{IN}.

If the EN pin voltage >0.9 V the device is guaranteed to be enabled. The NCP153 regulates the output voltage and the active discharge transistor is turned-off.

The both EN pin has internal pull-down current source with typ. value of 300 nA which assures that the device is turned-off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

Foldback Short Circuit Protection

The internal foldback limits short circuit current to typical 55 mA and protects powered device against overheating. Maximum output current is internaly limited to 165 mA (typ). The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration. Thess protections are independent for each channel. Short circuit on the one channel do not influence second channel which will work according to specification.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold (T_{SD} − 160 °C typical), Thermal Shutdown event is detected and the affected channel is turn-off. Second channel still working. The channel which is overheated will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold (T_{SDU} − 140 °C typical). Once the device temperature falls below the 140 °C the appropriate channel is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking. The long duration of the short circuit condition to some output channel could cause turn-off other output when heat sinking is not enough and temperature of the other output reach T_{SD} temperature.

Power Dissipation

As power dissipated in the NCP153 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the NCP153 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125^{\circ}C - T_A\right]}{\theta_{JA}} \qquad \text{(eq. 1)}$$

The power dissipated by the NCP153 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} \times I_{GND} + I_{OUT1}(V_{IN} - V_{OUT1}) + I_{OUT2}(V_{IN} - V_{OUT2}) \quad \text{(eq. 2)}$$



Figure 41. θ_{JA} vs. Copper Area (XDFN-6)

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The NCP153 features very good Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range 100 kHz − 10 MHz can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Turn-On Time

The turn-on time is defined as the time period from EN assertion to the point in which V_{OUT} will reach 98% of its nominal value. This time is dependent on various application conditions such as $V_{OUT(NOM)}$, C_{OUT}, T_A.

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place input and output capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad should be tied the shortest path to the GND pin.

ORDERING INFORMATION

Device	Voltage Option* (OUT1/OUT2)	Marking	Marking Rotation	Package	Shipping†
NCP153MX330180TCG	3.3 V/1.8 V	GA	0°	XDFN-6 (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*Contact factory for other voltage options. Output voltage range 1.0 V to 3.3 V with step 50 mV.

SCALE 4:1

XDFN6 1.20x1.20, 0.40P
CASE 711AT
ISSUE C

DATE 04 DEC 2015



TOP VIEW



SIDE VIEW



BOTTOM VIEW



DETAIL A
OPTIONAL
CONSTRUCTION

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO THE PLATED TERMINALS.
4. COPLANARITY APPLIES TO THE PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	TYP	MAX
A	0.30	0.37	0.45
A1	0.00	0.03	0.05
b	0.13	0.18	0.23
D	1.15	1.20	1.25
D2	0.84	0.94	1.04
E	1.15	1.20	1.25
E2	0.20	0.30	0.40
e	0.40 BSC		
L	0.15	0.20	0.25
L1	0.00	0.05	0.10

GENERIC MARKING DIAGRAM*

XX = Specific Device Code
M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	**98AON76141F**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.	
DESCRIPTION:	**XDFN6, 1.20 X 1.20, 0.40P**		**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales