## Synchronous Rectifier Controller

The NCP43080 is a synchronous rectifier controller for switch mode power supplies. The controller enables high efficiency designs for flyback and quasi resonant flyback topologies.

Externally adjustable minimum off-time and on-time blanking periods provides flexibility to drive various MOSFET package types and PCB layout. A reliable and noise less operation of the SR system is insured due to the Self Synchronization feature. The NCP43080 also utilizes Kelvin connection of the driver to the MOSFET to achieve high efficiency operation at full load and utilizes a light load detection architecture to achieve high efficiency at light load.

The precise turn-off threshold, extremely low turn-off delay time and high sink current capability of the driver allow the maximum synchronous rectification MOSFET conduction time. The high accuracy driver and 5 V gate clamp make it ideally suited for directly driving GaN devices.

## Features

- Self-Contained Control of Synchronous Rectifier in CCM, DCM and QR for Flyback, Forward or LLC Applications
- Precise True Secondary Zero Current Detection
- Rugged Current Sense Pin (up to 150 V)
- Adjustable Minimum ON-Time
- Adjustable Minimum OFF-Time with Ringing Detection
- Adjustable Maximum ON-Time for CCM Controlling of Primary QR Controller
- Improved Robust Self Synchronization Capability
- 8 A / 4 A Peak Current Sink / Source Drive Capability
- Operating Voltage Range up to  $V_{CC} = 35 \text{ V}$
- Automatic Light-load & Disable Mode
- Adaptive Gate Drive Clamp
- GaN Transistor Driving Capability (options A and C)
- Low Startup and Disable Current Consumption
- Maximum Operation Frequency up to 1 MHz
- SOIC-8 and DFN-8 (4x4) and WDFN8 (2x2) Packages
- These are Pb–Free Devices


## **Typical Applications**

- Notebook Adapters
- High Power Density AC/DC Power Supplies (Cell Phone Chargers)
- LCD TVs
- All SMPS with High Efficiency Requirements



## **ON Semiconductor®**

www.onsemi.com



(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 33 of this data sheet




Figure 1. Typical Application Example – LLC Converter with Optional LLD




Figure 2. Typical Application Example – DCM, CCM or QR Flyback Converter with optional LLD




Figure 3. Typical Application Example – Primary Side Flyback Converter with optional LLD





Figure 4. Typical Application Example – QR Converter – Capability to Force Primary into CCM Under Heavy Loads utilizing MAX–TON

## PIN FUNCTION DESCRIPTION

ver. A, B, C, D	ver. Q	Pin Name	Description
1	1	VCC	Supply voltage pin
2	2	MIN_TOFF	Adjust the minimum off time period by connecting resistor to ground.
3	3	MIN_TON	Adjust the minimum on time period by connecting resistor to ground.
4	4	LLD	This input modulates the driver clamp level and/or turns the driver off during light load conditions.
5	-	NC	Leave this pin opened or tie it to ground.
6	6	CS	Current sense pin detects if the current flows through the SR MOSFET and/or its body diode. Basic turn–off detection threshold is 0 mV. A resistor in series with this pin can decrease the turn off threshold if needed.
7	7	GND	Ground connection for the SR MOSFET driver, V <sub>CC</sub> decoupling capacitor and for mini- mum on and off time adjust resistors and LLD input. GND pin should be wired directly to the SR MOSFET source terminal/soldering point using Kelvin connection. DFN8 exposed flag should be connected to GND
8	8	DRV	Driver output for the SR MOSFET
-	5	MAX_TON	Adjust the maximum on time period by connecting resistor to ground.








Figure 6. Internal Circuit Architecture – NCP43080Q (CCM QR) with MAX\_TON

## ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to 37.0	V
MIN_TON, MIN_TOFF, MAX_TON, LLD Input Voltage	V <sub>MIN_TON</sub> , V <sub>MIN_TOF</sub> , V <sub>MAX_TON</sub> , V <sub>LLD</sub>	–0.3 to $V_{CC}$	V
Driver Output Voltage	V <sub>DRV</sub>	-0.3 to 17.0	V
Current Sense Input Voltage	V <sub>CS</sub>	-4 to 150	V
Current Sense Dynamic Input Voltage (t <sub>PW</sub> = 200 ns)	V <sub>CS_DYN</sub>	-10 to 150	V
MIN_TON, MIN_TOFF, MAX_TON, LLD Input Current	I <sub>MIN_TON</sub> , I <sub>MIN_TOFF</sub> , I <sub>MAX_TON</sub> , I <sub>LLD</sub>	-10 to 10	mA
Junction to Air Thermal Resistance, 1 oz 1 in <sup>2</sup> Copper Area, SOIC8	$R_{\theta J-A\_SOIC8}$	160	°C/W
Junction to Air Thermal Resistance, 1 oz 1 in <sup>2</sup> Copper Area, DFN8	$R_{\theta J-A\_DFN8}$	80	°C/W
Junction to Air Thermal Resistance, 1 oz 1 in <sup>2</sup> Copper Area, WDFN8	$R_{\theta J-A_WDFN8}$	160	°C/W
Maximum Junction Temperature	T <sub>JMAX</sub>	150	°C
Storage Temperature	T <sub>STG</sub>	-60 to 150	°C
ESD Capability, Human Body Model, Except Pin 6, per JESD22–A114E	ESD <sub>HBM</sub>	2000	V
ESD Capability, Human Body Model, Pin 6, per JESD22–A114E	ESD <sub>HBM</sub>	1000	V
ESD Capability, Machine Model, per JESD22-A115-A	ESD <sub>MM</sub>	200	V
ESD Capability, Charged Device Model, Except Pin 6, per JESD22-C101F	ESD <sub>CDM</sub>	750	V
ESD Capability, Charged Device Model, Pin 6, per JESD22-C101F	ESD <sub>CDM</sub>	250	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device meets latch-up tests defined by JEDEC Standard JESD78D Class I.

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Maximum Operating Input Voltage	V <sub>CC</sub>		35	V
Operating Junction Temperature	TJ	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \le T_J \le 125^{\circ}C; V_{CC} = 12 \text{ V}; C_{DRV} = 0 \text{ nF}; R_{MIN\_TON} = R_{MIN\_TOFF} = 10 \text{ k}\Omega; V_{LLD} = 0 \text{ V}; V_{CS} = -1 \text{ to } +4 \text{ V}; f_{CS} = 100 \text{ kHz}, DC_{CS} = 50\%, unless otherwise noted. Typical values are at T_J = +25^{\circ}C$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
SUPPLY SECTION						
VCC UVLO (ver. B & C)	V <sub>CC</sub> rising	V <sub>CCON</sub>	8.3	8.8	9.3	V
	V <sub>CC</sub> falling	V <sub>CCOFF</sub>	7.3	7.8	8.3	
VCC UVLO Hysteresis (ver. B & C)		V <sub>CCHYS</sub>		1.0		V
VCC UVLO (ver. A, D & Q)	V <sub>CC</sub> rising	V <sub>CCON</sub>	4.20	4.45	4.80	V
	V <sub>CC</sub> falling	V <sub>CCOFF</sub>	3.70	3.95	4.20	
VCC UVLO Hysteresis (ver. A, D & Q)		V <sub>CCHYS</sub>		0.5		V
Start-up Delay	$V_{CC}$ rising from 0 to $V_{CCON}$ + 1 V @ tr = 10 $\mu$ s	tSTART_DEL		75	125	μs

 $\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \\ -40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{CC} = 12 \ V; \ C_{DRV} = 0 \ nF; \ R_{MIN\_TON} = R_{MIN\_TOFF} = 10 \ k\Omega; \ V_{LLD} = 0 \ V; \ V_{CS} = -1 \ to \ +4 \ V; \ f_{CS} = 100 \ kHz, \ DC_{CS} = 50\%, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{J} = +25^{\circ}C \end{array}$ 


Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
SUPPLY SECTION							
Current Consumption,	$C_{DRV} = 0 \text{ nF}, f_{SW} = 500 \text{ kHz}$	A, C	I <sub>CC</sub>	3.0	4.0	5.6	mA
$R_{MIN_{TON}} = R_{MIN_{TOFF}} = 0 \ k\Omega$		B, D, Q		3.5	4.5	6.0	
	$C_{DRV}$ = 1 nF, $f_{SW}$ = 500 kHz	A, C		4.5	6.0	7.5	
		B, D, Q		7.7	9.0	10.7	
	$C_{DRV}$ = 10 nF, $f_{SW}$ = 500 kHz	A, C		20	25	30	
		B, D, Q		40	50	60	
Current Consumption	No switching, $V_{CS} = 0 \text{ V}, \text{ R}_{\text{MIN}}$ = 0 kΩ	$TON = R_{MIN_TOFF}$	Icc	1.0	2.0	2.5	mA
Current Consumption below UVLO	No switching, $V_{CC} = V_{CCOFF} -$	0.1 V, V <sub>CS</sub> = 0 V	I <sub>CC_UVLO</sub>		75	125	μA
Current Consumption in Disable Mode	$V_{LLD} = V_{CC} - 0.1 \text{ V},  V_{CS} = 0 \text{ V}$		I <sub>CC_DIS</sub>	30	55	75	μΑ
DRIVER OUTPUT				-			
Output Voltage Rise-Time	$C_{DRV}$ = 10 nF, 10% to 90% $V_{DF}$	RVMAX	t <sub>r</sub>		40	55	ns
Output Voltage Fall-Time	C <sub>DRV</sub> = 10 nF, 90% to 10% V <sub>DF</sub>	RVMAX	t <sub>f</sub>		20	35	ns
Driver Source Resistance			R <sub>DRV_SOURCE</sub>		1.2		Ω
Driver Sink Resistance			R <sub>DRV_SINK</sub>		0.5		Ω
Output Peak Source Current			IDRV_SOURCE		4		А
Output Peak Sink Current		I <sub>DRV_SINK</sub>		8		Α	
Maximum Driver Output Voltage	V <sub>CC</sub> = 35 V, C <sub>DRV</sub> > 1 nF, V <sub>LLD</sub> (ver. B, D and Q)	V <sub>DRVMAX</sub>	9.0	9.5	10.5	V	
	$V_{CC}$ = 35 V, $C_{DRV}$ > 1 nF, $V_{LLD}$		4.3	4.7	5.5		
Minimum Driver Output Voltage	$V_{CC} = V_{CCOFF} + 200 \text{ mV}, V_{LLD}$	V <sub>DRVMIN</sub>	7.2	7.8	8.5	V	
	$V_{CC} = V_{CCOFF} + 200 \text{ mV}, V_{LLD}$		4.2	4.7	5.3		
	$V_{CC} = V_{CCOFF} + 200 \text{ mV}, V_{LLD}$		3.6	4.0	4.4		
Minimum Driver Output Voltage	$V_{LLD} = V_{CC} - V_{LLDREC} V$		V <sub>DRVLLDMIN</sub>	0.0	0.4	1.2	V
CS INPUT							
Total Propagation Delay From CS to DRV Output On	$V_{\mbox{CS}}$ goes down from 4 to –1 V,	t <sub>f_CS</sub> = 5 ns	t <sub>PD_ON</sub>		35	60	ns
Total Propagation Delay From CS to DRV Output Off	$V_{CS}$ goes up from –1 to 4 V, $t_{r\_}$	<sub>CS</sub> = 5 ns	t <sub>PD_OFF</sub>		12	23	ns
CS Bias Current	$V_{CS} = -20 \text{ mV}$		I <sub>CS</sub>	-105	-100	-95	μA
Turn On CS Threshold Voltage			V <sub>TH_CS_ON</sub>	-120	-75	-40	mV
Turn Off CS Threshold Voltage	Guaranteed by Design		V <sub>TH_CS_OFF</sub>	-1		0	mV
Turn Off Timer Reset Threshold Voltage			V <sub>TH_CS_RESET</sub>	0.4	0.5	0.6	V
CS Leakage Current	V <sub>CS</sub> = 150 V		I <sub>CS_LEAKAGE</sub>			0.4	μA
MINIMUM t <sub>ON</sub> and t <sub>OFF</sub> ADJUST	•						
Minimum t <sub>ON</sub> time	$R_{MIN_{TON}} = 0 \Omega$		t <sub>ON_MIN</sub>	25	56	75	ns
Minimum t <sub>OFF</sub> time	$R_{MIN_{TOFF}} = 0 \Omega$		t <sub>OFF_MIN</sub>	160	245	290	ns
Minimum t <sub>ON</sub> time	$R_{MIN_{TON}} = 10 \text{ k}\Omega$		t <sub>ON_MIN</sub>	0.92	1.00	1.08	μs
Minimum t <sub>OFF</sub> time	$R_{MIN_{TOFF}} = 10 \text{ k}\Omega$		t <sub>OFF_MIN</sub>	0.92	1.00	1.08	μs
Minimum t <sub>ON</sub> time	$R_{MIN_{TON}} = 50 \text{ k}\Omega$		t <sub>ON_MIN</sub>	4.62	5.00	5.38	μs
Minimum t <sub>OFF</sub> time	$R_{MIN_{TOFF}} = 50 \text{ k}\Omega$		tOFF_MIN	4.62	5.00	5.38	μs

## **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \le T_J \le 125^{\circ}C; V_{CC} = 12 \text{ V}; C_{DRV} = 0 \text{ nF}; R_{MIN\_TON} = R_{MIN\_TOFF} = 10 \text{ k}\Omega; V_{LLD} = 0 \text{ V}; V_{CS} = -1 \text{ to } +4 \text{ V}; f_{CS} = 100 \text{ kHz}, DC_{CS} = 50\%, \text{ unless otherwise noted. Typical values are at } T_J = +25^{\circ}C$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
MAXIMUM t <sub>ON</sub> ADJUST	· •	-				
Maximum t <sub>ON</sub> Time	V <sub>MAX_TON</sub> = 3 V	t <sub>ON_MAX</sub>	4.3	4.8	5.3	μs
Maximum t <sub>ON</sub> Time	V <sub>MAX_TON</sub> = 0.3 V	t <sub>ON_MAX</sub>	41	48	55	μs
Maximum t <sub>ON</sub> Output Current	$V_{MAX_{TON}} = 0.3 \text{ V}, V_{CS} = 0 \text{ V}$	I <sub>MAX_TON</sub>	-105	-100	-95	μΑ
LLD INPUT						
Disable Threshold	$V_{LLD_DIS} = V_{CC} - V_{LLD}$	V <sub>LLD_DIS</sub>	0.8	0.9	1.0	V
Recovery Threshold	$V_{LLD\_REC} = V_{CC} - V_{LLD}$	V <sub>LLD_REC</sub>	0.9	1.0	1.1	V
Disable Hysteresis		V <sub>LLD_DISH</sub>		0.1		V
Disable Time Hysteresis	Disable to Normal, Normal to Disable	<sup>t</sup> LLD_DISH		45		μs
Disable Recovery Time		t <sub>LLD_DIS_REC</sub>	6.0	12.5	16.0	μs
Low Pass Filter Frequency		f <sub>LPLLD</sub>	6	10	13	kHz
Driver Voltage Clamp Threshold	$V_{DRV} = V_{DRVMAX}, V_{LLDMAX} = V_{CC} - V_{LLD}$	V <sub>LLDMAX</sub>		2.0		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



## **TYPICAL CHARACTERISTICS**

VCCON

V<sub>CCOFF</sub>

40

T<sub>J</sub> (°C)

60

80

100

120

#### $T_J = 85^{\circ}C$ $T_J = 55^{\circ}C$ T<sub>J</sub> = 25°C T<sub>J</sub> = 125°C Icc\_UVLO (µA) $T_{\rm J} = 0^{\circ}C$ $T_J = -20^{\circ}C$ $T_J = -40^{\circ}C$ -20 -40 T<sub>J</sub> (°C) $V_{CC}(V)$ Figure 9. Current Consumption, C<sub>DRV</sub> = 0 nF, Figure 10. Current Consumption, V<sub>CC</sub> = $V_{CCOFF} - 0.1 V$ , $V_{CS} = 0 V$ , ver. D f<sub>CS</sub> = 500 kHz, ver. D $C_{DRV} = 10 \text{ nF}$ $C_{DRV} = 10 \text{ nF}$ l<sub>cc</sub> (mA) $C_{DRV} = 1 \text{ nF}$ $C_{DRV} = 1 \text{ nF}$ $C_{DRV} = 0 nF$ $C_{DRV} = 0 nF$ ( -20 -40 -20 -40 T<sub>J</sub> (°C) T<sub>J</sub> (°C) Figure 12. Current Consumption, V<sub>CC</sub> = 12 V, V<sub>CS</sub> = -1 to 4 V, f<sub>CS</sub> = 500 kHz, ver. D Figure 11. Current Consumption, V<sub>CC</sub> = 12 V, $V_{CS} = -1$ to 4 V, $f_{CS} = 500$ kHz, ver. A Icc\_DIS (µA) -40 -20


## **TYPICAL CHARACTERISTICS**

I<sub>CC</sub> (mA)

Icc (mA)


Figure 13. Current Consumption in Disable,  $V_{CC} = 12 \text{ V}, V_{CS} = 0 \text{ V}, V_{LLD} = V_{CC} - 0.1 \text{ V}$ 


T<sub>J</sub> (°C)



## **TYPICAL CHARACTERISTICS**








## **TYPICAL CHARACTERISTICS**





## APPLICATION INFORMATION

## General description

The NCP43080 is designed to operate either as a standalone IC or as a companion IC to a primary side controller to help achieve efficient synchronous rectification in switch mode power supplies. This controller features a high current gate driver along with high–speed logic circuitry to provide appropriately timed drive signals to a synchronous rectification MOSFET. With its novel architecture, the NCP43080 has enough versatility to keep the synchronous rectification system efficient under any operating mode.

The NCP43080 works from an available voltage with range from 4 V (A, D & Q options) or 8 V (B & C options) to 35 V (typical). The wide  $V_{CC}$  range allows direct connection to the SMPS output voltage of most adapters such as notebooks, cell phone chargers and LCD TV adapters.

Precise turn-off threshold of the current sense comparator together with an accurate offset current source allows the user to adjust for any required turn-off current threshold of the SR MOSFET switch using a single resistor. Compared to other SR controllers that provide turn-off thresholds in the range of -10 mV to -5 mV, the NCP43080 offers a turn-off threshold of 0 mV. When using a low  $R_{DS(on)} SR (1 m\Omega)$ MOSFET our competition, with a -10 mV turn off, will turn off with 10 A still flowing through the SR FET, while our 0 mV turn off turns off the FET at 0 A; significantly reducing the turn-off current threshold and improving efficiency. Many of the competitor parts maintain a drain source voltage across the MOSFET causing the SR MOSFET to operate in the linear region to reduce turn-off time. Thanks to the 8 A sink current of the NCP43080 significantly reduces turn off time allowing for a minimal drain source voltage to be utilized and efficiency maximized.

To overcome false triggering issues after turn-on and turn-off events, the NCP43080 provides adjustable minimum on-time and off-time blanking periods. Blanking times can be adjusted independently of IC VCC using external resistors connected to GND. If needed, blanking periods can be modulated using additional components. An extremely fast turn–off comparator, implemented on the current sense pin, allows for NCP43080 implementation in CCM applications without any additional components or external triggering.

An output driver features capability to keep SR transistor closed even when there is no supply voltage for NCP43080. SR transistor drain voltage goes up and down during SMPS operation and this is transferred through drain gate capacitance to gate and may turn on transistor. NCP43080 uses this pulsing voltage at SR transistor gate (DRV pin) and uses it internally to provide enough supply to activate internal driver sink transistor. DRV voltage is pulled low (not to zero) thanks to this feature and eliminate the risk of turned on SR transistor before enough V<sub>CC</sub> is applied to NCP43080.

Some IC versions include a MAX\_TON circuit that helps a quasi resonant (QR) controller to work in CCM mode when a heavy load is present like in the example of a printer's motor starting up.

Finally, the NCP43080 features a special pin (LLD) that can be used to reduce gate driver voltage clamp according to application load conditions. This feature helps to reduce issues with transition from disabled driver to full driver output voltage and back. Disable state can be also activated through this pin to decrease power consumption in no load conditions. If the LLD feature is not wanted then the LLD pin can be tied to GND.

## **Current Sense Input**

Figure 37 shows the internal connection of the CS circuitry on the current sense input. When the voltage on the secondary winding of the SMPS reverses, the body diode of M1 starts to conduct current and the voltage of M1's drain drops approximately to -1 V. The CS pin sources current of 100  $\mu$ A that creates a voltage drop on the R<sub>SHIFT\_CS</sub> resistor (resistor is optional, we recommend shorting this resistor). Once the voltage on the CS pin is lower than V<sub>TH\_CS\_ON</sub> threshold, M1 is turned–on. Because of parasitic impedances, significant ringing can occur in the application. To overcome false sudden turn–off due to mentioned ringing, the minimum conduction time of the SR MOSFET is activated. Minimum conduction time can be adjusted using the R<sub>MIN\_TON</sub> resistor.





Figure 37. Current Sensing Circuitry Functionality


The SR MOSFET is turned-off as soon as the voltage on the CS pin is higher than  $V_{TH\_CS\_OFF}$  (typically -0.5 mV minus any voltage dropped on the optional  $R_{SHIFT\_CS}$ ). For the same ringing reason, a minimum off-time timer is asserted once the  $V_{CS}$  goes above  $V_{TH\_CS\_RESET}$ . The minimum off-time can be externally adjusted using  $R_{MIN\_TOFF}$  resistor. The minimum off-time generator can be re-triggered by MIN\_TOFF reset comparator if some spurious ringing occurs on the CS input after SR MOSFET turn-off event. This feature significantly simplifies SR system implementation in flyback converters.

In an LLC converter the SR MOSFET M1 channel conducts while secondary side current is decreasing (refer to

Figure 38). Therefore the turn–off current depends on MOSFET  $R_{DSON}$ . The –0.5 mV threshold provides an optimum switching period usage while keeping enough time margin for the gate turn-off. The  $R_{SHIFT_CS}$  resistor provides the designer with the possibility to modify (increase) the actual turn–on and turn–off secondary current thresholds. To ensure proper switching, the min\_toFF timer is reset, when the V<sub>DS</sub> of the MOSFET rings and falls down past the V<sub>TH\_CS\_RESET</sub>. The minimum off–time needs to expire before another drive pulse can be initiated. Minimum off–time timer is started again when V<sub>DS</sub> rises above V<sub>TH\_CS\_RESET</sub>.







The  $t_{MIN_TON}$  and  $t_{MIN_TOFF}$  are adjustable by  $R_{MIN_TON}$  and  $R_{MIN_TOFF}$  resistors

Figure 39. CS Input Comparators Thresholds and Blanking Periods Timing in Flyback

If no  $R_{SHIFT\_CS}$  resistor is used, the turn-on, turn-off and  $V_{TH\_CS\_RESET}$  thresholds are fully given by the CS input specification (please refer to electrical characteristics table). The CS pin offset current causes a voltage drop that is equal to:

$$V_{RSHIFT_{CS}} = R_{SHIFT_{CS}} * I_{CS}$$
 (eq. 1)

Final turn-on and turn off thresholds can be then calculated as:

$$V_{CS_{TURN_{ON}}} = V_{TH_{CS_{ON}}} - \left(R_{SHIFT_{CS}} * I_{CS}\right) \quad (eq. 2)$$

$$V_{CS_{TURN_{OFF}}} = V_{TH_{CS_{OFF}}} - (R_{SHIFT_{CS}} \cap I_{CS}) (eq. 3)$$

$$V_{CS\_RESET} = V_{TH\_CS\_RESET} - \left(R_{SHIFT\_CS} * I_{CS}\right) (eq. 4)$$

Note that R<sub>SHIFT\_CS</sub> impact on turn-on and V<sub>TH\_CS\_RESET</sub> thresholds is less critical than its effect on the turn-off threshold.

It should be noted that when using a SR MOSFET in a through hole package the parasitic inductance of the MOSFET package leads (refer to Figure 40) causes a turn–off current threshold increase. The current that flows through the SR MOSFET experiences a high  $\Delta i(t)/\Delta t$  that induces an error voltage on the SR MOSFET leads due to their parasitic inductance. This error voltage is proportional to the derivative of the SR MOSFET current; and shifts the CS input voltage to zero when significant current still flows through the MOSFET channel. As a result, the SR MOSFET is turned–off prematurely and the efficiency of the SMPS is not optimized – refer to Figure 41 for a better understanding.




Figure 40. SR System Connection Including MOSFET and Layout Parasitic Inductances in LLC Application




Figure 41. Waveforms From SR System Implemented in LLC Application and Using MOSFET in TO220 Package With Long Leads – SR MOSFET channel Conduction Time is Reduced

Note that the efficiency impact caused by the error voltage due to the parasitic inductance increases with lower MOSFETs  $R_{DS(on)}$  and/or higher operating frequency.

It is thus beneficial to minimize SR MOSFET package leads length in order to maximize application efficiency. The optimum solution for applications with high secondary current  $\Delta i/\Delta t$  and high operating frequency is to use lead-less SR MOSFET i.e. SR MOSFET in SMT package. The parasitic inductance of a SMT package is negligible causing insignificant CS turn-off threshold shift and thus minimum impact to efficiency (refer to Figure 42).






Figure 42. Waveforms from SR System Implemented in LLC Application and Using MOSFET in SMT Package with Minimized Parasitic Inductance – SR MOSFET Channel Conduction Time is Optimized

It can be deduced from the above paragraphs on the induced error voltage and parameter tables that turn-off threshold precision is quite critical. If we consider a SR MOSFET with  $R_{DS(on)}$  of 1 m $\Omega$ , the 1 mV error voltage on the CS pin results in a 1 A turn-off current threshold difference; thus the PCB layout is very critical when implementing the SR system. Note that the CS turn-off comparator is referred to the GND pin. Any parasitic impedance (resistive or inductive - even on the magnitude of m $\Omega$  and nH values) can cause a high error voltage that is then evaluated by the CS comparator. Ideally the CS turn-off comparator should detect voltage that is caused by secondary current directly on the SR MOSFET channel resistance. In reality there will be small parasitic impedance on the CS path due to the bonding wires, leads and soldering. To assure the best efficiency results, a Kelvin connection of the SR controller to the power circuitry should be implemented. The GND pin should be connected to the SR MOSFET source soldering point and current sense pin should be connected to the SR MOSFET drain soldering point - refer to Figure 40. Using a Kelvin connection will avoid any impact of PCB layout parasitic elements on the SR controller functionality; SR MOSFET parasitic elements will still play a role in attaining an error voltage. Figure 44 and Figure 43 show examples of SR system layouts using MOSFETs in TO220 and SMT packages. It is evident that the MOSFET leads should be as short as possible to minimize parasitic inductances when using packages with leads (like TO220). Figure 43 shows how to layout design with two SR MOSFETs in parallel. It has to be noted that it is not easy task and designer has to paid lot of attention to do symmetric Kelvin connection.








Figure 43. Recommended Layout When Using SR MOSFET in SMT Package (2x SO8 FL)




Figure 45. NCP43080 Operation after Start–Up Event

#### Self Synchronization

Self synchronization feature during start–up can be seen at Figure 45. Figure 45 shows how the minimum off–time timer is reset when CS voltage is oscillating through  $V_{TH_CS\_RESET}$  level. The NCP43080 starts operation at time t1 (time t1 can be seen as a wake–up event from the disable mode through LLD pin). Internal logic waits for one complete minimum off–time period to expire before the NCP43080 can activate the driver after a start–up or wake–up event. The minimum off–time timer starts to run at time t1, because  $V_{CS}$  is higher than  $V_{TH\_CS\_RESET}$ . The timer is then reset, before its set minimum off–time period expires, at time t2 thanks to CS voltage lower than  $V_{TH\_CS\_RESET}$  threshold. The aforementioned reset situation can be seen again at time t3, t4, t5 and t6. A complete minimum off-time period elapses between times t7 and t8 allowing the IC to activate a driver output after time t8.

#### Minimum toN and toFF Adjustment

The NCP43080 offers an adjustable minimum on-time and off-time blanking periods that ease the implementation of a synchronous rectification system in any SMPS topology. These timers avoid false triggering on the CS input after the MOSFET is turned on or off.

The adjustment of minimum  $t_{ON}$  and  $t_{OFF}$  periods are done based on an internal timing capacitance and external resistors connected to the GND pin – refer to Figure 46 for a better understanding.




Figure 46. Internal Connection of the MIN\_TON Generator (the MIN\_TOFF Works in the Same Way)

Current through the MIN\_TON adjust resistor can be calculated as:

$$I_{R\_MIN\_TON} = \frac{V_{ref}}{R_{Ton\_min}}$$
(eq. 5)

If the internal current mirror creates the same current through  $R_{MIN_{TON}}$  as used the internal timing capacitor (Ct) charging, then the minimum on-time duration can be calculated using this equation.

$$t_{\text{MIN}_{\text{TON}}} = C_t \frac{V_{\text{ref}}}{I_{\text{R}_{\text{MIN}_{\text{TON}}}}} = C_t \frac{V_{\text{ref}}}{V_{\text{ref}}} = C_t \cdot R_{\text{MIN}_{\text{TON}}}^{(\text{eq. 6})}$$

The internal capacitor size would be too large if  $I_{R\_MIN\_TON}$  was used. The internal current mirror uses a proportional current, given by the internal current mirror ratio. One can then calculate the MIN\_TON and MIN\_TOFF blanking periods using below equations:

$$t_{MIN_{TON}} = 1.00 * 10^{-4} * R_{MIN_{TON}} [\mu s]$$
 (eq. 7)

$$t_{MIN_{TOFF}} = 1.00 * 10^{-4} * R_{MIN_{TOFF}} [\mu s]$$
 (eq. 8)

Note that the internal timing comparator delay affects the accuracy of Equations 7 and 8 when MIN\_TON/ MIN\_TOFF times are selected near to their minimum possible values. Please refer to Figures 47 and 48 for measured minimum on and off time charts.




Figure 47. MIN\_TON Adjust Characteristics





Figure 48. MIN\_TOFF Adjust Characteristics

The absolute minimum too duration is internally clamped to 55 ns and minimum t<sub>OFF</sub> duration to 245 ns in order to prevent any potential issues with the MIN\_TON and/or MIN\_TOFF pins being shorted to GND.

The NCP43080 features dedicated anti-ringing protection system that is implemented with a MIN\_TOFF blank generator. The minimum off-time one-shot generator is restarted in the case when the CS pin voltage crosses  $V_{TH\_CS\_RESET}$  threshold and MIN\_TOFF period is active. The total off-time blanking period is prolonged due to the ringing in the application (refer to Figure 38).

Some applications may require adaptive minimum on and off time blanking periods. With NCP43080 it is possible to modulate blanking periods by using an external NPN transistor - refer to Figure 49. The modulation signal can be derived based on the load current, feedback regulator voltage or other application parameter.



#### Maximum toN adjustment

The NCP43080Q offers an adjustable maximum on-time (like the min\_ton and min\_tors shown above) that can be very useful for QR controllers at high loads. Under high load conditions the QR controller can operate in CCM thanks to this feature. The NCP43080Q version has the ability to turn-off the DRV signal to the SR MOSFET before the secondary side current reaches zero. The DRV signal from the NCP43080Q can be fed to the primary side through a pulse transformer (see Figure 4 for detail) to a transistor on the primary side to emulate a ZCD event before an actual ZCD event occurs. This feature helps to keep the minimum switching frequency up so that there is better energy transfer through the transformer (a smaller transformer core can be used). Also another advantage is that the IC controls the SR MOSFET and turns off from secondary side before the primary side is turned on in CCM to ensure no cross conduction. By controlling the SR MOSFET's turn off before the primary side turn off, producing a zero cross conduction operation, this will improve efficiency.

The Internal connection of the MAX\_TON feature is shown in Figure 50. Figure 50 shows a method that allows for a modification of the maximum on–time according to output voltage. At a lower  $V_{OUT}$ , caused by hard overload or at startup, the maximum on–time should be longer than at nominal voltage. Resistor  $R_A$  can be used to modulate maximum on–time according to  $V_{OUT}$  or any other parameter.

The operational waveforms at heavy load in QR type SMPS are shown in Figure 51. After  $t_{MAX_TON}$  time is exceeded, the synchronous switch is turned off and the secondary current is conducted by the diode. Information about turned off SR MOSFET is transferred by the DRV pin through a small pulse transformer to the primary side where it acts on the ZCD detection circuit to allow the primary switch to be turned on. Secondary side current disappears before the primary switch is turned on without a possibility of cross current condition.




Figure 50. Internal Connection of the MAX\_TON Generator, NCP43080Q




Figure 51. Function of MAX\_TON Generator in Heavy Load Condition

# Adaptive Gate Driver Clamp and automatic Light Load Turn-off

As synchronous rectification system significantly improves efficiency in most of SMPS applications during medium or full load conditions. However, as the load reduces into light or no–load conditions the SR MOSFET driving losses and SR controller consumption become more critical. The NCP43080 offers two key features that help to optimize application efficiency under light load and no load conditions:

 $1^{st}$  – The driver clamp voltage is modulated and follows the output load condition. When the output load decreases the driver clamp voltage decreases as well. Under heavy load conditions the SR MOSFET's gate needs to be driven very hard to optimize the performance and reduce conduction losses. During light load conditions it is not as critical to drive the SR MOSFET's channel into such a low R<sub>DSON</sub> state. This adaptive gate clamp technique helps to optimize efficiency during light load conditions especially in LLC applications where the SR MOSFETs with high input capacitance are used.

Driver voltage modulation improves the system behavior when SR controller state is changed in and out of normal or disable modes. Soft transient between drop at body diode and drop at MOSFET's  $R_{DS(on)}$  only improves stability during load transients.

 $2^{nd}$  – In extremely low load conditions or no load conditions the NCP43080 fully disables driver output and reduces the internal power consumption when output load drops below the level where skip–mode takes place.

Both features are controlled by voltage at LLD pin. The LLD pin voltage characteristic is shown in Figure 52. Driver voltage clamp is a linear function of the voltage difference between the VCC and LLD pins from VLLD REC point up to V<sub>LLD\_MAX</sub>. A disable mode is available, where the IC current consumption is dramatically reduced, when the difference of  $V_{CC} - V_{LLD}$  voltage drops below  $V_{LLD_DIS}$ . When the voltage difference between the  $V_{CC} - V_{LLD}$  pins increase above VLLC REC the disable mode ends and the IC regains normal operation. It should be noted that there are also some time delays to enter and exit from the disable mode. Time waveforms are shown at Figure 53. There is a time, t<sub>LLD DISH</sub>, that the logic ignores changes from disable mode to normal or reversely. There is also some time t<sub>LLD DIS R</sub> that is needed after an exit from the disable mode to assure proper internal block biasing before SR controller starts work normally.




Figure 52. LLD Voltage to Driver Clamp and Current Consumption Characteristic (DRV Unloaded)




Figure 53. LLD Pin Disable Behavior in Time Domain

The two main SMPS applications that are using synchronous rectification systems today are flyback and LLC topologies. Different light load detection techniques are used in NCP43080 controller to reflect differences in operation of both mentioned applications.

Detail of the light load detection implementation technique used in NCP43080 in flyback topologies is displayed at Figure 54. Using a simple and cost effective peak detector implemented with a diode D1, resistors R1 through R3 and capacitors C2 and C3, the load level can be sensed. Output voltage of this detector on the LLD pin is referenced to controller VCC with an internal differential amplifier in NCP43080. The output of the differential amplifier is then used in two places. First the output is used in the driver block for gate drive clamp voltage adjustment. Next, the output signal is evaluated by a no–load detection comparator that activates IC disable mode in case the load is disconnected from the application output.





Figure 54. NCP43080 Light Load and No Load Detection Principle in Flyback Topologies

Operational waveforms related to the flyback LLD circuitry are provided in Figure 55. The SR MOSFET drain voltage drops to ~ 0 V when  $I_{SEC}$  current is flowing. When the SR MOSFET is conducting the capacitor C2 charges–up, causing the difference between the LLD pin and VCC pin to increase, and drop the LLD pin voltage. As the load decreases the secondary side currents flows for a shorter a shorter time. C2 has less time to accumulate charge and the voltage on the C2 decreases, because it is discharged by R2 and R3. This smaller voltage on C2 will cause the LLD pin voltage to increase towards  $V_{CC}$  and the difference between LLD and  $V_{CC}$  will go to zero. The output voltage then

directly reduces DRV clamp voltage down from its maximum level. The DRV is then fully disabled when IC enters disable mode. The IC exits from disable mode when difference between LLD voltage and  $V_{CC}$  increases over  $V_{LLD\_REC}$ . Resistors R2 and R3 are also used for voltage level adjustment and with capacitor C3 form low pass filter that filters relatively high speed ripple at C2. This low pass filter also reduces speed of state change of the SR controller from normal to disable mode or reversely. Time constant should be higher than feedback loop time constant to keep whole system stable.








Figure 56. NCP43080 Driver Clamp Modulation Circuitry Transfer Characteristic in Flyback Application

The technique used for LLD detection in LLC is similar to the LLD detection method used in a flyback with the exception the D1 and D2 OR-ing diodes are used to measure the total duty cycle to see if it is operating in skip mode.




Figure 57. NCP43080 Light Load Detection in LLC Topology

The driver clamp modulation waveforms of NCP43080 in LLC are provided in Figure 58. The driver clamp voltage clips to its maximum level when LLC operates in normal mode. When the LLC starts to operate in skip mode the driver clamp voltage begins to decrease. The specific output current level is determined by skip duty cycle and detection circuit consists of R1, R2, R3, C2, C3 and diodes D1, D2. The NCP43080 enters disable mode in low load condition, when  $V_{CC}-V_{LLD}$  drops below  $V_{LLD_DIS}$  (0.9 V). Disable mode ends when this voltage increase above  $V_{LLD_REC}$  (1.0 V) Figure 59 shows how LLD voltage modulates the driver output voltage clamp.




Figure 58. NCP43080 Driver Clamp Modulation Waveforms in LLC Application




Figure 59. NCP43080 Driver Clamp Modulation Circuitry Characteristic in LLC Application

There exist some LLC applications where behavior described above is not the best choice. These applications transfer significant portion of energy in a few first pulses in skip burst. It is good to keep SR fully working during skip mode to improve efficiency. There can be still saved some energy using LLD function by activation disable mode between skip bursts. Simplified schematic for this LLD behavior is shown in Figure 60. Operation waveforms for this option are provided in Figure 61. Capacitor C2 is charged to maximum voltage when LLC is switching. When there is no switching in skip, capacitor C2 is discharged by R2 and when LLD voltage referenced to VCC falls below  $V_{LLD_{DIS}}$  IC enters disable mode. Disable mode is ended when LLC starts switching.




Figure 60. NCP43080 Light Load Detection in LLC Application – Other Option




Figure 61. NCP43080 Light Load Detection Behavior in LLC Application – Other Option

## **Power Dissipation Calculation**

It is important to consider the power dissipation in the MOSFET driver of a SR system. If no external gate resistor is used and the internal gate resistance of the MOSFET is very low, nearly all energy losses related to gate charge are dissipated in the driver. Thus it is necessary to check the SR driver power losses in the target application to avoid over temperature and to optimize efficiency.


In SR systems the body diode of the SR MOSFET starts conducting before SR MOSFET is turned–on, because there is some delay from  $V_{TH\_CS\_ON}$  detect to turn–on the driver. On the other hand, the SR MOSFET turn off process always starts before the drain to source voltage rises up

significantly. Therefore, the MOSFET switch always operates under Zero Voltage Switching (ZVS) conditions when in a synchronous rectification system.

The following steps show how to approximately calculate the power dissipation and DIE temperature of the NCP43080 controller. Note that real results can vary due to the effects of the PCB layout on the thermal resistance.

## Step 1 – MOSFET Gate–to Source Capacitance:

During ZVS operation the gate to drain capacitance does not have a Miller effect like in hard switching systems because the drain to source voltage does not change (or its change is negligible).



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 62. Typical MOSFET Capacitances Dependency on V<sub>DS</sub> and V<sub>GS</sub> Voltages

Therefore, the input capacitance of a MOSFET operating in ZVS mode is given by the parallel combination of the gate to source and gate to drain capacitances (i.e. Ciss capacitance for given gate to source voltage). The total gate charge, Qg total, of most MOSFETs on the market is defined for hard switching conditions. In order to accurately calculate the driving losses in a SR system, it is necessary to determine the gate charge of the MOSFET for operation specifically in a ZVS system. Some manufacturers define this parameter as Qg ZVS. Unfortunately, most datasheets do not provide this data. If the  $C_{iss}$  (or  $Q_g ZVS$ ) parameter is not available then

it will need to be measured. Please note that the input capacitance is not linear (as shown Figure 62) and it needs to be characterized for a given gate voltage clamp level.

#### Step 2 – Gate Drive Losses Calculation:

Gate drive losses are affected by the gate driver clamp voltage. Gate driver clamp voltage selection depends on the type of MOSFET used (threshold voltage versus channel resistance). The total power losses (driving loses and conduction losses) should be considered when selecting the gate driver clamp voltage. Most of today's MOSFETs for SR systems feature low R<sub>DS(on)</sub> for 5 V V<sub>GS</sub> voltage. The NCP43080 offers both a 5 V gate clamp and a 10 V gate clamp for those MOSFET that require higher gate to source voltage.

The total driving loss can be calculated using the selected gate driver clamp voltage and the input capacitance of the MOSFET:

$$\mathsf{P}_{\mathsf{DRV\_total}} = \mathsf{V}_{\mathsf{CC}} \cdot \mathsf{V}_{\mathsf{CLAMP}} \cdot \mathsf{C}_{\mathsf{g}\_\mathsf{ZVS}} \cdot \mathsf{f}_{\mathsf{SW}} \quad (\mathsf{eq. 9})$$

Where:

V <sub>CC</sub>	is the NCP43080 supply voltage
V <sub>CLAMP</sub>	is the driver clamp voltage
C <sub>g_ZVS</sub>	is the gate to source capacitance of the
8_	MOSFET in ZVS mode
$\mathbf{f}_{sw}$	is the switching frequency of the target
	application

The total driving power loss won't only be dissipated in the IC, but also in external resistances like the external gate resistor (if used) and the MOSFET internal gate resistance (Figure 44). Because NCP43080 features a clamped driver, it's high side portion can be modeled as a regular driver switch with equivalent resistance and a series voltage source. The low side driver switch resistance does not drop immediately at turn-off, thus it is necessary to use an equivalent value (R<sub>DRV\_SIN\_EQ</sub>) for calculations. This method simplifies power losses calculations and still provides acceptable accuracy. Internal driver power dissipation can then be calculated using Equation 10:




Figure 63. Equivalent Schematic of Gate Drive Circuitry

Where:

R<sub>DRV\_SINK\_EQ</sub> is the NCP43080x driver low side switch

 $\begin{array}{ll} \mbox{equivalent resistance } (0.5 \ \Omega) \\ R_{DRV\_SOURCE\_EQ} \mbox{ is the NCP43080x driver high side switch} \\ \mbox{equivalent resistance } (1.2 \ \Omega) \\ R_{G\_EXT} \mbox{ is the external gate resistor (if used)} \\ R_{g\_int} \mbox{ is the internal gate resistance of the} \\ \mbox{MOSFET} \end{array}$ 

#### Step 3 – IC Consumption Calculation:

In this step, power dissipation related to the internal IC consumption is calculated. This power loss is given by the  $I_{CC}$  current and the IC supply voltage. The  $I_{CC}$  current depends on switching frequency and also on the selected min  $t_{ON}$  and  $t_{OFF}$  periods because there is current flowing out from the min  $t_{ON}$  and  $t_{OFF}$  pins. The most accurate method for calculating these losses is to measure the  $I_{CC}$  current when  $C_{DRV} = 0$  nF and the IC is switching at the target frequency with given MIN\_TON and MIN\_TOFF adjust resistors. IC consumption losses can be calculated as:

$$\mathsf{P}_{\mathsf{CC}} = \mathsf{V}_{\mathsf{CC}} \cdot \mathsf{I}_{\mathsf{CC}} \tag{eq. 11}$$

#### Step 4 – IC Die Temperature Arise Calculation:

The die temperature can be calculated now that the total internal power losses have been determined (driver losses plus internal IC consumption losses). The package thermal resistance is specified in the maximum ratings table for a 35  $\mu$ m thin copper layer with no extra copper plates on any pin (i.e. just 0.5 mm trace to each pin with standard soldering points are used).

The DIE temperature is calculated as:

$$\mathsf{T}_{\mathsf{DIE}} = \left(\mathsf{P}_{\mathsf{DRV}_{\mathsf{IC}}} + \mathsf{P}_{\mathsf{CC}}\right) \cdot \mathsf{R}_{\mathsf{\theta}\mathsf{J}-\mathsf{A}} + \mathsf{T}_{\mathsf{A}} \quad (\mathsf{eq. 12})$$

Where:

P <sub>DRV_IC</sub>	is the IC driver internal power dissipation
P <sub>CC</sub>	is the IC control internal power
	dissipation
$R_{\theta JA}$	is the thermal resistance from junction to
	ambient
T <sub>A</sub>	is the ambient temperature

## **PRODUCT OPTIONS**


OPN	Package	UVLO [V]	DRV clamp [V]	Pin 5 function	Usage	
NCP43080ADR2G	SOIC8	4.5	4.7	NC		
NCP43080AMTTWG	WDFN8	4.5	4.7	NC		
NCP43080DDR2G	SOIC8	4.5	9.5	NC	LLC, CCM flyback, DCM flyback, forward QR, QR with primary side CCM control	
NCP43080DMNTWG	DFN8	4.5	9.5	NC		
NCP43080DMTTWG	WDFN8	4.5	9.5	NC		
NCP43080QDR2G	SOIC8	4.5	9.5	MAX_TON	QR with forced CCM from secondary side	

## **ORDERING INFORMATION**

Device	Package	Package marking	Packing	Shipping <sup>†</sup>
NCP43080ADR2G	SOIC8	43080A	SOIC-8	2500 /Tape & Reel
NCP43080DDR2G		43080D	(Pb-Free)	
NCP43080QDR2G		43080Q		
NCP43080AMTTWG	WDFN8	FA	WDFN-8	3000 /Tape & Reel
NCP43080DMTTWG		FD	(Pb-Free)	
NCP43080DMNTWG	DFN8	43080D	DFN-8 (Pb-Free)	4000 /Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON15232D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DFN8, 4X4, 0.8P		PAGE 1 OF 1		
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the output for the output for the subsidiaries of the output for the countries.					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.







\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON48654E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8, 2X2, 0.5 P	PAGE 1 OF 1			

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>