# onsemi

## <u>Linear Regulator</u> – Low Dropout, Low I<sub>Q</sub>

## NCV4264-2

The NCV4264-2 is functionally and pin for pin compatible with NCV4264 with a lower quiescent current consumption. Its output stage supplies 100 mA with  $\pm 2.0\%$  output voltage accuracy.

Maximum dropout voltage is 500 mV at 100 mA load current.

It is internally protected against 45 V input transients, input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features.

## Features

- 3.3 V and 5.0 V Fixed Output
- ±2.0% Output Accuracy, Over Full Temperature Range
- 60  $\mu$ A Maximum Quiescent Current at I<sub>OUT</sub> = 100  $\mu$ A
- 500 mV Maximum Dropout Voltage at 100 mA Load Current
- Wide Input Voltage Operating Range of 4.5 V to 45 V
- Internal Fault Protection
  - ♦ -42 V Reverse Voltage
  - Short Circuit/Overcurrent
  - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This is a Pb-Free Device






SOIC-8 Fused CASE 751

## **PIN CONNECTIONS**

(SOT-2	23)	(SOIC-8 Fused)		
PIN	FUNCTION	PIN	FUNCTION	
1	V <sub>IN</sub>	1	NC	
2,TAB	GND	2,	V <sub>IN</sub>	
3	V <sub>OUT</sub>	3	GND	
		4.	Vout	
		5–8.	NC	

## MARKING DIAGRAM



(Note: Microdot may be in either location)

х

А

L

Y W

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 9.




Figure 1. Block Diagram

## **PIN FUNCTION DESCRIPTION**

	Pin No.			
Symbol	SOT-223	SOIC-8	Function	
V <sub>IN</sub>	1	2	Unregulated input voltage; 4.5 V to 45 V.	
GND	2	3	Ground; substrate.	
V <sub>OUT</sub>	3	4	Regulated output voltage; collector of the internal PNP pass transistor.	
GND	ТАВ	-	Ground; substrate and best thermal connection to the die.	
NC	-	1, 5–8	No Connection.	

### **OPERATING RANGE**

Symbol	Rating		Мах	Unit
V <sub>IN</sub>	V <sub>IN</sub> , DC Input Operating Voltage (Note 3)	4.5	+45	V
TJ	Junction Temperature Operating Range		+150	°C

### **MAXIMUM RATINGS**

Symbol	Rating	Min	Max	Unit
V <sub>IN</sub>	V <sub>IN</sub> , DC Input Voltage	-42	+45	V
V <sub>OUT</sub>	V <sub>OUT</sub> , DC Voltage	-0.3	+18	V
T <sub>stg</sub>	Storage Temperature	-55	+150	°C
MSL	Moisture Sensitivity Level SOT223 SOIC-8 Fused		3 1	-
V <sub>ESDHB</sub>	ESD Capability, Human Body Model (Note 1)	4000	-	V
V <sub>ESDMIM</sub>	ESD Capability, Machine Model (Note 1)	200 –		V
T <sub>sld</sub>	Lead Temperature Soldering Reflow (SMD Styles Only), Lead Free (Note 2)	-	265 pk	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. This device series incorporates ESD protection and is tested by the following methods: ESD HBM tested per AEC-Q100-002 (EIA/JESD22-A 114C)

ESD HBM tested per AEC-Q100-003 (EIA/JESD22-A 115C)
EsD MM tested per AEC-Q100-003 (EIA/JESD22-A 115C)
Lead Free, 60 sec - 150 sec above 217 °C, 40 sec max at peak.
See specific conditions for DC operating input voltage lower than 4.5 V in the ELECTRICAL CHRACTERISTICS table at page 3

## THERMAL RESISTANCE

Symbol	Parameter	Min	Max	Unit
R <sub>θJA</sub>	Junction-to-Ambient SOT-223 SOIC-8 Fused	-	99 (Note 4) 145	°C/W
R <sub>θJC</sub>	Junction-to-Case SOT-223 SOIC-8 Fused	-	17 _	

## **ELECTRICAL CHARACTERISTICS** (V<sub>IN</sub> = 13.5 V, $T_J$ = -40 °C to +150 °C, unless otherwise noted.)

Symbol	Characteristic	Test Conditions		Тур	Max	Unit
V <sub>OUT</sub>	Output Voltage 5.0 V Version	5.0 mA $\leq$ I <sub>OUT</sub> $\leq$ 100 mA (Note 5) 6.0 V $\leq$ V <sub>IN</sub> $\leq$ 28 V	4.900	5.000	5.100	V
V <sub>OUT</sub>	Output Voltage 3.3 V Version	5.0 mA $\leq$ I_{OUT} $\leq$ 100 mA (Note 5) 4.5 V $\leq$ V_{IN} $\leq$ 28 V		3.300	3.366	V
V <sub>OUT</sub>	Output Voltage 3.3 V Version	e I <sub>OUT</sub> = 5 mA, V <sub>IN</sub> = 4 V (Note 7)		3.300	3.366	V
$\Delta V_{OUT}$ vs. $V_{IN}$	Line Regulation 5.0 V Version	$I_{OUT}$ = 5.0 mA 6.0 V $\leq$ V <sub>IN</sub> $\leq$ 28 V		5.0	+30	mV
$\Delta V_{OUT}$ vs. $V_{IN}$	Line Regulation 3.3 V Version	$\begin{array}{l} I_{OUT} = 5.0 \text{ mA} \\ 4.5 \text{ V} \leq \text{ V}_{IN} \leq 28 \text{ V} \end{array}$	-30	5.0	+30	mV
$\Delta V_{OUT}$ vs. $I_{OUT}$	Load Regulation	$1.0 \text{ mA} \le I_{OUT} \le 100 \text{ mA} \text{ (Note 5)}$	-40	5.0	+40	mV
V <sub>IN</sub> -V <sub>OUT</sub>	Dropout Voltage - 5.0 V Version	I <sub>OUT</sub> = 100 mA (Notes 5 & 6)	-	270	500	mV
V <sub>IN</sub> -V <sub>OUT</sub>	Dropout Voltage - 3.3 V Version	I <sub>OUT</sub> = 100 mA (Notes 5 & 8)	-	-	1.266	V
Ιq	$ \begin{array}{c c} I_q & \mbox{Quiescent Current} & \begin{tabular}{c} I_{OUT} = 100 \ \mu A \\ T_J = 25 \ ^\circ C \\ T_J = -40 \ ^\circ C \ to \ +85 \ ^\circ C \\ T_J = -40 \ ^\circ C \ to \ 150 \ ^\circ C \\ \end{array} $			33 33 33	55 60 70	μA
I <sub>G(ON)</sub>	Active Ground Current	I <sub>OUT</sub> = 50 mA (Note 5)	-	1.5	4.0	mA
PSRR	Power Supply Rejection	V <sub>RIPPLE</sub> = 0.5 V <sub>P-P</sub> , F = 100 Hz	-	67	-	dB
C <sub>OUT</sub> ESR	Output Capacitor for Stability 5.0 V Version	I <sub>OUT</sub> = 0.1 mA to 100 mA (Notes 5 & 7)	10 -		_ 9.0	μF Ω
C <sub>OUT</sub> ESR	Output Capacitor for Stability 3.3 V Version	I <sub>OUT</sub> = 0.1 mA to 100 mA (Notes 5 & 7)	22 -		_ 16	μF Ω
PROTECTION	PROTECTION	•	•	•	r.	

IOUT(LIM)	Current Limit	V <sub>OUT</sub> = 4.5 V (5.0 V Version) (Note 5) V <sub>OUT</sub> = 3.0 V (3.3 V Version) (Note 5)	150 150		500 500	mA
I <sub>OUT(SC)</sub>	Short Circuit Current Limit	V <sub>OUT</sub> = 0 V (Note 5)	40	-	500	mA
T <sub>TSD</sub>	Thermal Shutdown Threshold	(Note 7)	150	-	200	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. 1 oz., 100 mm<sup>2</sup> copper area.

5. Use pulse loading to limit power dissipation.

6. Dropout voltage = ( $V_{IN}$ - $\dot{V}_{OUT}$ ), measured when the output voltage has dropped 100 mV relative to the nominal value obtained with  $V_{IN}$  = 13.5 V.

7. Not tested in production. Limits are guaranteed by design.

8.  $V_{DO} = V_{IN} - V_{OUT}$ . For output voltage set to < 4.5 V,  $V_{DO}$  will be constrained by the minimum input voltage.








Figure 2. Applications Circuit

## **TYPICAL CHARACTERISTIC CURVES - 5 V VERSION**











50

100


150

0


4.90

-50


## TYPICAL CHARACTERISTIC CURVES - 5 V VERSION (continued)



## **TYPICAL CHARACTERISTIC CURVES – 3.3 V VERSION**



## TYPICAL CHARACTERISTIC CURVES - 3.3 V VERSION (continued)



#### **Circuit Description**

The NCV4264-2 is functionally and pin for pin compatible with NCV4264 with a lower quiescent current consumption. Its output stage supplies 100 mA with  $\pm 2.0\%$  output voltage accuracy.

Maximum dropout voltage is 500 mV at 100 mA load current. It is internally protected against 45 V input transients, input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features.

#### Regulator

The error amplifier compares the reference voltage to a sample of the output voltage ( $V_{OUT}$ ) and drives the base of a PNP series pass transistor by a buffer. The reference is a bandgap design to give it a temperature-stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized.

#### **Regulator Stability Considerations**

The input capacitor C<sub>I1</sub> in Figure 2 is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately 1  $\Omega$  in series with C12. The output or compensation capacitor, COUT helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. Tantalum, aluminum electrolytic, film, or ceramic capacitors are all acceptable solutions, however, attention must be paid to ESR constraints. The capacitor manufacturer's data sheet usually provides this information. The value for the output capacitor COUT shown in Figure 2 should work for most applications; however, it is not necessarily the optimized solution. Stability is guaranteed at values of  $C_0 \ge 10 \,\mu\text{F}$ , with an ESR  $\leq$  9  $\Omega$  for the 5.0 V Version, and C<sub>0</sub>  $\geq$  22  $\mu$ F with an ESR  $\leq 16 \Omega$  for the 3.3 V Version within the operating temperature range. Actual limits are shown in a graph in the Typical Performance Characteristics section.

## Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 2) is:

$$\label{eq:PD(max)} \begin{array}{l} \mathsf{P}_{\mathsf{D}(\mathsf{max})} = & (\mathsf{eq. 1}) \\ & \left[ \mathsf{V}_{\mathsf{IN}(\mathsf{max})} - \mathsf{V}_{\mathsf{OUT}(\mathsf{min})} \right] * \mathsf{I}_{\mathsf{OUT}(\mathsf{max})} + & \mathsf{V}_{\mathsf{IN}(\mathsf{max})} * \, \mathsf{I}_{\mathsf{q}} \end{array}$$

Where:

V<sub>IN(max)</sub> is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage,

 $I_{OUT(max)}$  is the maximum output current for the application, and  $I_q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}$ . Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{0JA}$  can be calculated:

$$P_{\theta JA} = \frac{(150^{\circ} C - T_{A})}{P_{D}}$$
 (eq. 2)

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in Equation 2 will keep the die temperature below 150 °C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required. The current flow and voltages are shown in the Measurement Circuit Diagram.

#### **Heat Sinks**

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\text{PJA}}$ :

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
 (eq. 3)

Where:

 $R_{\theta JC}$  = the junction-to-case thermal resistance,

 $R_{\theta CS}$  = the case-to-heat sink thermal resistance, and  $R_{\theta SA}$  = the heat sink-to-ambient thermal resistance.

 $R_{\theta JA}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heat sink and the interface between them. These values appear in data sheets of heat sink manufacturers. Thermal, mounting, and heat sinking are discussed in the **onsemi** application note <u>AN1040/D</u>, available on the **onsemi** Website.





Figure 18. 0JA vs. Copper Spreader Area



### **ORDERING INFORMATION**

Device*	Package	Shipping†
NCV4264-2ST50T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV4264-2D33R2G	SOIC-8 Fused (Pb-Free)	2500 / Tape & Reel

## DISCONTINUED (Note 9)

NCV4264-2ST33T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
	(	

 DISCONTINUED: This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on <u>www.onsemi.com</u>.

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <u>BRD8011/D</u>.

\*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

# onsemi



SOT-223 (TO-261) CASE 318E-04 ISSUE R

SEE DETAIL A


FRONT VIEW


DATE 02 OCT 2018



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- AI IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS & AND &1.


	MILLIMETERS				
DIM	MIN.	NDM.	MAX.		
A	1.50	1.63	1.75		
A1	0.02	0.06	0.10		
b	0.60	0.75	0.89		
b1	2.90	3.06	3.20		
с	0.24	0.29	0.35		
D	6.30	6.50	6.70		
E	3.30	3.50	3.70		
e	i	5.30 B2C	;		
L	0.20				
L1	1.50	1.75	2.00		
He	6.70	7.00	7.30		
θ	0*		10*		







onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SCALE 1:1







#### SOT-223 (TO-261) CASE 318E-04 ISSUE R

## DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

## GENERIC MARKING DIAGRAM\*



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE

6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK

7. VOULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>