

Voltage Regulator – Low Dropout, Enable, Low I_q NCV4266-2C


The NCV4266–2C is a 150 mA output current integrated low dropout, low quiescent current regulator family designed for use in harsh automotive environments. It includes wide operating temperature and input voltage ranges. The device is offered with fixed voltage versions of 3.3 V and 5.0 V available in 2% output voltage accuracy. It has a high peak input voltage tolerance and reverse input voltage protection. It also provides overcurrent protection, overtemperature protection and enable function for control of the state of the output voltage. The NCV4266–2C is available in SOT–223 surface mount package. The output is stable over a wide output capacitance and ESR range. The NCV4266–2C has improved startup behavior during input voltage transients.

Features

- Output Voltage Options: 3.3 V, 5.0 V
- Output Voltage Accuracy: ±2.0%
- Output Current: up to 150 mA
- Low Quiescent Current (typ. 40 μA @ 100 μA)
- Low Dropout Voltage (typ. 250 mV @ 100 mA)
- Enable Input
- Fault Protection
 - ♦ +45 V Peak Transient Voltage
 - → -42 V Reverse Voltage
 - ♦ Short Circuit
 - ◆ Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices



MARKING DIAGRAM



Assembly Location

= Year

W = Work Week x = Voltage Option

> 3.3 V (x = 3) 5.0 V (x = 5)

■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the ordering information section on page 10 of this data sheet.




Figure 1. Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. DFN8 | Pin No. | Symbol | Description | |
|-----------------|---------|--------|--|--|
| 1 | 1 | ı | Input; Battery Supply Input Voltage. | |
| 3 | 2 | EN | Enable Input; Low level disables the IC. | |
| 4 | 3 | Q | Output; Bypass with a capacitor to GND. | |
| 8 | 4 | GND | Ground. | |

MAXIMUM RATINGS

| Symbol | Rating | Min | Max | Unit |
|------------------|---------------------------------------|---|-----|------|
| VI | Input Voltage | -42 | 45 | V |
| VI | Input Peak Transient Voltage | - | 45 | V |
| V _{EN} | Enable Input Voltage | -42 | 45 | V |
| VQ | Output Voltage | -0.3 | 32 | V |
| Iq | Ground Current | - | 100 | mA |
| VI | Input Voltage Operating Range | V _Q + 0.5 V or 4.5 (Note 1) | 45 | V |
| _ | ESD Susceptibility (Human Body Model) | 3.0 | - | kV |
| T _J | Junction Temperature | -40 | 150 | °C |
| T _{stg} | Storage Temperature | -50 | 150 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

LEAD TEMPERATURE SOLDERING REFLOW AND MSL (Note 2)

| Symbol | Rating | Min | Max | Unit |
|------------------|---|-------------|-------------------|------|
| T _{SLD} | Lead Temperature Soldering Reflow (SMD styles only), Leaded, 60–150 s above 183, 30 s max at peak Reflow (SMD styles only), Free, 60–150 s above 217, 40 s max at peak Wave Solder (through hole styles only), 12 sec max | - - - | 240 265 310 | ů |
| MSL | Moisture Sensitivity Level | 3 | | - |

^{2.} Per IPC / JEDEC J-STD-020C.



^{1.} Minimum $V_I = 4.5 \text{ V}$ or $(V_Q + 0.5 \text{ V})$, whichever is higher.

THERMAL RESISTANCE

| Symbol | Parameter | Condition | Min | Max | Unit |
|------------------|-----------------------------|-----------|-----|--------------|------|
| $R_{	heta JA}$ | Junction-to-Ambient SOT-223 | | _ | 109 (Note 3) | °C/W |
| Rψ _{JT} | Junction-to-Tab SOT-223 | | - | 10.9 | °C/W |

^{3. 1} oz copper, 100 mm² copper area, FR4.

ELECTRICAL CHARACTERISTICS (-40°C < T_J < 150°C, V_I = 13.5 V, V_{EN} = 5 V; unless otherwise noted.)

| Symbol | Characteristic | Test Conditions | Min | Тур | Max | Unit |
|-------------------|--|---|-------|------|-------|------|
| OUTPUT | | | | • | | |
| V _Q | Output Voltage (5.0 V Version) | 100 μA < I _Q < 150 mA, 6.0 V < V _I < 28 V | 4.9 | 5.0 | 5.1 | V |
| V _Q | Output Voltage (3.3 V Version) | 100 μA < I _Q < 150 mA, 4.5 V < V _I < 28 V | 3.234 | 3.3 | 3.366 | V |
| IQ | Output Current Limitation | V _Q = 90% V _{QTYP} | 150 | 390 | 500 | mA |
| Iq | Quiescent Current (Sleep Mode) $I_q = I_l - I_Q$ | $V_{EN} = 0 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$ | - | 0 | 1.0 | μΑ |
| Iq | Quiescent Current, Iq = II - IQ | $I_Q = 100 \mu A, T_J < 85^{\circ}C$ | - | 40 | 60 | μΑ |
| Iq | Quiescent Current, Iq = II - IQ | $I_Q = 100 \mu A$ | - | 40 | 70 | μΑ |
| Iq | Quiescent Current, Iq = II - IQ | I _Q = 50 mA | - | 0.55 | 4.0 | mA |
| V_{DR} | Dropout Voltage (5.0 V Version) | $I_Q = 100 \text{ mA}, V_{DR} = V_I - V_Q \text{ (Note 4)}$ | _ | 230 | 500 | mV |
| $\Delta V_{Q,LO}$ | Load Regulation (5.0 V Version) | I _Q = 1.0 mA to 100 mA | - | 3.5 | 90 | mV |
| $\Delta V_{Q,LO}$ | Load Regulation (3.3 V Version) | I _Q = 1.0 mA to 100 mA | - | 0.5 | 60 | mV |
| ΔV_{Q} | Line Regulation (5.0 V Version) | ΔV_{I} = 6.0 V to 28 V, I_{Q} = 1.0 mA | - | 1.0 | 30 | mV |
| ΔV_{Q} | Line Regulation (3.3 V Version) | $\Delta V_I = 4.5 \text{ V to } 28 \text{ V}, I_Q = 1.0 \text{ mA}$ | - | 0.5 | 20 | mV |
| PSRR | Power Supply Ripple Rejection | f _r = 100 Hz, V _r = 0.5 V _{PP} | - | 68 | - | dB |
| ENABLE | INPUT | | | | | , |
| V _{EN} | Enable Voltage, Output High | $V_Q \ge V_{QMIN}$ | _ | 2.0 | 2.7 | V |
| V _{EN} | Enable Voltage, Output Low (Off) | $V_Q \le 0.1 \text{ V}$ | 0.8 | 1.8 | - | V |
| I _{EN} | Enable Input Current | V _{EN} = 5.0 V | - | 4.0 | 8.0 | μΑ |
| THERMA | L SHUTDOWN | • | • | | • | |
| T _{SD} | Thermal Shutdown Temperature* | | 150 | - | 200 | °C |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

*Guaranteed by design, not tested in production.

^{4.} Measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at V = 13.5 V.




Figure 2. Applications Circuit

TYPICAL CHARACTERISTICS CURVES - 5 V VERSION





Figure 3. Output Stability with Output Capacitor ESR

Figure 4. Output Voltage vs. Junction Temperature







Figure 5. Output Voltage vs. Input Voltage

Figure 6. Input Current vs. Input Voltage







Figure 7. Maximum Output Current vs. Input Voltage

Figure 8. Dropout Voltage vs. Output Current

TYPICAL CHARACTERISTICS CURVES - 5 V VERSION (continued)






Figure 9. Quiescent Current vs. Output Current (High Load)

Figure 10. Quiescent Current vs. Output Current (Low Load)





Figure 11. Quiescent Current vs. Input Voltage


TYPICAL CHARACTERISTICS CURVES - 3.3 V VERSION



3.36 (V) 3.34 3.32 3.30 3.27 3.27 3.20 $V_{I} = 13.5 V$ $R_I = 660 \Omega$ 3.24 -40 0 40 80 120 160 T_J, JUNCTION TEMPERATURE (°C)

Figure 12. Output Stability with Output Capacitor **ESR**

Figure 13. Output Voltage vs. Junction **Temperature**







Figure 14. Output Voltage vs. Input Voltage

Figure 15. Input Current vs. Input Voltage






Figure 16. Maximum Output Current vs. Input Voltage

Figure 17. Quiescent Current vs. Input Voltage

TYPICAL CHARACTERISTICS CURVES - 3.3 V VERSION (continued)




Figure 18. Quiescent Current vs. Output Current (High Load)




Figure 19. Quiescent Current vs. Output Current (Low Load)

CIRCUIT DESCRIPTION

The NCV4266–2C is an integrated low dropout regulator that provides a regulated voltage at 150 mA to the output. It is enabled with an input to the enable pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 150 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

REGULATOR

The error amplifier compares the reference voltage to a sample of the output voltage (V_Q) and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature–stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized. See Figure 2, Test Circuit, for circuit element nomenclature illustration.

REGULATOR STABILITY CONSIDERATIONS

The input capacitors (C_{I1} and C_{I2}) are necessary to stabilize the input impedance to avoid voltage line influences. Using a resistor of approximately 1.0 Ω in series with C_{I2} can stop potential oscillations caused by stray inductance and capacitance.

The output capacitor helps determine three main characteristics of a linear regulator: startup delay, load

transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor C_Q , shown in Figure 2, should work for most applications; see also Figures 3 and 12 for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figures 3 and 12 shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during five periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

ENABLE INPUT

The enable pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 0.8 V, the output of the regulator will be turned off. When the voltage on the enable pin is greater than 2.7 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The enable pin may be connected directly to the input pin to give constant enable to the output regulator.

CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 20) is:

$$PD(max) = [VI(max) - VQ(min)] IQ(max) + VI(max)Iq$$
(eq. 1)

where

 $\begin{array}{ll} V_{I(max)} & \text{is the maximum input voltage,} \\ V_{Q(min)} & \text{is the minimum output voltage,} \\ \end{array}$

 $I_{Q(max)}$ is the maximum output current for the

application,

 I_{q} is the quiescent current the regulator

consumes at $I_{Q(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta JA} = \frac{150^{0}C - T_{A}}{P_{D}} \tag{eq. 2}$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$ less than the calculated value in Equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 20. Single Output Regulator with Key Performance Parameters Labeled

HEATSINKS

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA$$
 (eq. 3)

where

 $\begin{array}{ll} R_{\theta JC} & \text{is the junction-to-case thermal resistance,} \\ R_{\theta CS} & \text{is the case-to-heatsink thermal resistance,} \\ R_{\theta SA} & \text{is the heatsink-to-ambient thermal} \end{array}$

resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in data sheets of heatsink manufacturers.

Thermal, mounting, and heatsinking considerations are discussed in the **onsemi** application note <u>AN1040/D</u>.




Figure 21. $R_{\theta JA}$ vs. Copper Spreader Area, SOT–223




Figure 22. Single-Pulse Heating Curve, SOT-223

ORDERING INFORMATION

| Device* | Output Voltage | Package | Shipping [†] |
|-------------------|----------------|----------------------|-----------------------|
| NCV4266-2CST33T3G | 3.3 V | SOT-223 (Pb-Free) | 4000 / Tape & Reel |
| NCV4266-2CST50T3G | 5.0 V | SOT-223 (Pb-Free) | 4000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>


^{*}NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.








SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018










NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. AI IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

| | MILLIMETERS | | | |
|-----|-------------|----------|------|--|
| DIM | MIN. | N□M. | MAX. | |
| Α | 1.50 | 1.63 | 1.75 | |
| A1 | 0.02 | 0.06 | 0.10 | |
| Ø | 0.60 | 0.75 | 0.89 | |
| b1 | 2.90 | 3.06 | 3.20 | |
| U | 0.24 | 0.29 | 0.35 | |
| D | 6.30 | 6.50 | 6.70 | |
| Е | 3.30 | 3.50 | 3.70 | |
| е | | 2,30 BSC | , | |
| L | 0.20 | | | |
| L1 | 1.50 | 1.75 | 2.00 | |
| He | 6.70 | 7.00 | 7.30 | |
| θ | 0° | | 10° | |



RECOMMENDED MOUNTING FOOTPRINT

| DOCUMENT NUMBER: | 98ASB42680B | Electronic versions are uncontrolled except when accessed directly from the Document Ri- Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------|---|-------------|
| DESCRIPTION: | SOT-223 (TO-261) | | PAGE 1 OF 2 |


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

| STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR | STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE | STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN | STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN | STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE |
|--|--|--|--|--|
| STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT | STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE | STYLE 8: CANCELLED | STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND | STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE |
| STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2 | STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT | STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR | | |

GENERIC MARKING DIAGRAM*



A = Assembly Location

Y = Year W = Work Week

XXXXX = Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location) *This information is generic. Please refer to

device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42680B | Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|------------------|--|-------------|--|
| DESCRIPTION: | SOT-223 (TO-261) | | PAGE 2 OF 2 | |

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales