# Linear Regulator - Low Dropout, Very Low Iq, Reset, Delay Reset

# 150 mA

The NCV8665 is a precision 5.0 V fixed output, low dropout integrated voltage regulator with an output current capability of 150 mA. Careful management of light load current consumption, combined with a low leakage process, achieve a typical quiescent ground current of 30  $\mu$ A.

NCV8665 is pin for pin compatible with the NCV8675 and the NCV4275 and it could replace this part when lower output current, and very low quiescent current is required.

The output voltage is accurate within  $\pm 2.0\%$ , and maximum dropout voltage is 600 mV at full rated load current.

It is internally protected against 45 V input transients, input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features. **Features** 

- 5 V Fixed Output (3.3 V and 2.5 V Versions are Also Available)
- ±2.0% Output Accuracy, Over Full Temperature Range
- 40  $\mu$ A Maximum Quiescent Current at I<sub>OUT</sub> = 100  $\mu$ A
- 600 mV Maximum Dropout Voltage at 150 mA Load Current
- Wide Input Voltage Operating Range of 5.5 V to 45 V
- Internal Fault Protection
  - ♦ -42 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These are Pb-Free Devices





Figure 1. Block Diagram



# **ON Semiconductor®**

http://onsemi.com

# MARKING DIAGRAMS



# **PIN CONNECTIONS**

	D <sup>2</sup> PAK		OIC-8
Pin	1. V <sub>IN</sub> 2. RO	Pin	1. V <sub>IN</sub> 2. RO
Tab,	3. GND* 4. D		3. D 4. V <sub>OUT</sub>
* Tab is	5. V <sub>OUT</sub> s connected to P	in 3	5–8. GND

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the dimensions section on page 9 of this data sheet.

# **PIN DESCRIPTIONS**

Symbol	Function
V <sub>IN</sub>	Unregulated input voltage; 5.5 V to 45 V; Battery Input Voltage. Bypass to GND with a 0.1 $\mu$ F ceramic capacitor.
R <sub>O</sub>	Reset Output; open collector active Reset (Accurate when $V_{OUT} > 1.0 V$ )
GND	Ground; Pin 3 internally connected to Tab
D	Reset Delay; timing capacitor to GND for Reset Delay function
VOUT	Output; ±2.0%, 150 mA. 10 $\mu$ F, ESR < 16 $\Omega$

## **ABSOLUTE MAXIMUM RATINGS**

Pin Symbol, Parameter	Symbol	Min	Max	Unit
V <sub>IN</sub> , DC Input Voltage	V <sub>IN</sub>	-42	+45	V
V <sub>OUT</sub> , DC Voltage	V <sub>OUT</sub>	-0.3	+16	V
Reset Output Voltage	V <sub>RO</sub>	-0.3	25	V
Reset Output Current	I <sub>RO</sub>	-5.0	5.0	mA
Reset Delay Voltage	V <sub>D</sub>	-0.3	7.0	V
Reset Delay Current	۱ <sub>D</sub>	-2.0	2.0	mA
Storage Temperature	T <sub>STG</sub>	-55	+150	°C
ESD Capability, Human body Model (Note 1)	V <sub>ESDHB</sub>	4000		V
ESD Capability, Machine Model (Note 1)	V <sub>ESDMM</sub>	200		V
Moisture Sensitivity Level	MSL		1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model (HBM) tested per AEC-Q100-002 (EIA/JESD22-A 114C) ESD Machine Model (MM) tested per AEC-Q100-003 (EIA/JESD22-A 115C)

2. Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78.

## **OPERATING RANGE**

Pin Symbol, Parameter	Symbol	Min	Мах	Unit
Input Voltage Operating Range	V <sub>IN</sub>	5.5	45	V
Junction Temperature	TJ	-40	150	°C

### THERMAL RESISTANCE

Parameter		Symbol	Min	Max	Unit
Junction to Ambient (Note 3)	D <sup>2</sup> PAK	$R_{\theta JA}$	-	85.4	
Junction to Case (Note 3)	D <sup>2</sup> PAK	$R_{\theta JC}$	-	6.8	°C/W
Junction to Ambient (Note 4)	SOIC-8	$R_{\theta JA}$	-	138	-0/00
Junction to Lead 6 (Note 4)	SOIC-8	$\Psi_{\theta JL6}$	-	21	

3. As mounted on a 35x35x1mm FR4 PCB with a single layer of 100 mm<sup>2</sup> of 1 oz copper heat spreading area.

4. As mounted on a 35x35x1mm FR4 PCB with a single layer of 100 mm<sup>2</sup> of 1 oz copper heat spreading area including traces directly connected to the leads.

#### Pb SOLDERING TEMPERATURE AND MSL

Parameter	Symbol	Min	Мах	Unit
Lead Temperature Soldering Reflow (SMD styles only), Pb-Free (Note 5)	T <sub>sld</sub>	-	265 pk	°C
MSL, 8-Lead EP, LS Temperature 260°C	MSL	1		-

5. This device series incorporates ESD protection and exceeds the following ratings:

Human Body Model (HBM)  $\leq$  2.0 kV per JEDEC standard: JESD22–A114. Machine Model (MM)  $\leq$  200 V per JEDEC standard: JESD22–A115.

# **ELECTRICAL CHARACTERISTICS** V<sub>IN</sub> = 13.5 V, T<sub>J</sub> = -40°C to +150°C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OUTPUT						
Output Voltage	V <sub>OUT</sub>	0.1 mA $\leq$ $I_{OUT}$ $\leq$ 150 mA (Note 6) 6 V $\leq$ V $_{IN}$ $\leq$ 28 V	4.900	5.000	5.100	V
Output Voltage	V <sub>OUT</sub>	$\begin{array}{l} 0 \text{ mA} \leq I_{OUT} \leq 150 \text{ mA} \\ 5.5 \text{ V} \leq V_{IN} \leq 28 \text{ V} \\ -40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C} \end{array}$	4.900	5.000	5.100	V
Line Regulation	$\Delta V_{OUT}$ versus $V_{IN}$	$    I_{OUT} = 5 \text{ mA} \\ 8 \text{ V} \le \text{ V}_{IN} \le 32 \text{ V} $	-25	5	+25	mV
Load Regulation	ΔV <sub>OUT</sub> Vs. I <sub>OUT</sub>	$1 \text{ mA} \leq I_{OUT} \leq 150 \text{ mA} \text{ (Note 6)}$	-35	5	+35	mV
Dropout Voltage	V <sub>IN</sub> – V <sub>OUT</sub>	$I_{OUT}$ = 100 mA (Notes 6 and 7) $I_{OUT}$ = 150 mA (Notes 6 and 7)		200 250	500 600	mV
Quiescent Current	۱ <sub>q</sub>	$I_{OUT} = 100\mu A$ $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to +85°C		30 30	34 40	μΑ
Active Ground Current	I <sub>G(ON)</sub>	I <sub>OUT</sub> = 50 mA (Note 6) I <sub>OUT</sub> = 150 mA (Note 6)		1.8 12	3.5 19	mA
Power Supply Rejection	PSRR	$V_{RIPPLE} = 0.5 V_{PP}$ , F = 100 Hz		69		%/V
Output Capacitor for Stability	C <sub>OUT</sub> ESR	I <sub>OUT</sub> = 0.1 mA to 150 mA	10		16	μF Ω
RESET TIMING D AND OUTPUT RO						
Reset Switching Threshold	V <sub>OUT,rt</sub>	-	4.50	4.65	4.80	V
Reset Output Low Voltage	V <sub>ROL</sub>	$R_{Ext}$ > 5.0 k, $V_{OUT}$ > 1.0 V	-	0.20	0.40	V
Reset Output Leakage Current	I <sub>ROH</sub>	V <sub>ROH</sub> = 5.0 V	-	0	10	μA
Reset Charging Current	I <sub>D,C</sub>	V <sub>D</sub> = 1.0 V	2.0	4.0	6.5	μA
Upper Timing Threshold	V <sub>DU</sub>	-	1.2	1.3	1.4	V

 $C_D = 47 \text{ nF}$ 

 $C_D = 47 \text{ nF}$ 

(Note 8)

V<sub>OUT</sub> = 4.5 V (Note 6)

7. Dropout voltage = (V<sub>IN</sub> - V<sub>OUT</sub>), measured when the output voltage has dropped 100 mV relative to the nominal value obtained with

V<sub>OUT</sub> = 0 V (Note 6)

<sup>t</sup>rd

t<sub>rr</sub>

IOUT(LIM)

I<sub>OUT(SC)</sub>

 $\mathsf{T}_{\mathsf{TSD}}$ 

10

150

100

150

16

1.5

22

4.0

500

500

200

ms

μs

mΑ

mΑ

°C

V<sub>IN</sub> = 13.5 V.
8. Not tested in production. Limits are guaranteed by design.

6. Use pulse loading to limit power dissipation.

Reset Delay Time

PROTECTION Current Limit

**Reset Reaction Time** 

Short Circuit Current Limit

Thermal shutdown threshold






Figure 2. Application Circuit

# **TYPICAL CHARACTERISTIC CURVES**



# **TYPICAL CHARACTERISTIC CURVES**



## **Circuit Description**

The NCV8665 is an integrated low dropout regulator that provides 5.0 V, 150 mA protected output and a signal for power on reset. The regulation is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible drop out voltage and best possible temperature stability. The output current capability is 150 mA, and the base drive quiescent current is controlled to prevent over saturation when the input voltage is low or when the output is overloaded. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures. The delay time for the reset output is adjustable by selection of the timing capacitor. See Figure 2, Application Circuit, for circuit element nomenclature illustration.

#### Regulator

The error amplifier compares the reference voltage to a sample of the output voltage ( $V_{OUT}$ ) and drives the base of a PNP series pass transistor by a buffer. The reference is a bandgap design to give it a temperature–stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized.

#### **Regulator Stability Considerations**

The input capacitor ( $C_{IN}$ ) is necessary to stabilize the input impedance to avoid voltage line influences. The output capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints.

Tantalum, aluminum electrolytic, film, or ceramic capacitors are all acceptable solutions, however attention must be paid to ESR constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures ( $-25^{\circ}$ C to  $-40^{\circ}$ C), both the capacitance and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information. The value for the output capacitor C<sub>OUT</sub> shown in Figure 2, Application Circuit, should work for most applications; however, it is not necessarily the optimized solution.

## **Reset Output**

The reset output is used as the power on indicator to the microcontroller. This signal indicates when the output voltage is suitable for reliable operation of the controller. It pulls low when the output is not considered to be ready. RO is pulled up to  $V_{OUT}$  by an external resistor, typically 5.0 k $\Omega$ in value. The input and output conditions that control the Reset Output and the relative timing are illustrated in Figure 11, Reset Timing. Output voltage regulation must be maintained for the delay time before the reset output signals a valid condition. The delay for the reset output is defined as the amount of time it takes the timing capacitor on the delay pin to charge from a residual voltage of 0 V to the upper timing threshold voltage V<sub>DU</sub> of 1.8 V. The charging current for this is  $I_D$  of 5.5  $\mu$ A. By using typical IC parameters with a 47 nF capacitor on the D Pin, the following time delay is derived:

 $t_{RD} = C_D * V_{DU} / I_D$ 

 $t_{RD}$  = 47 nF \* (1.8 V) / 5.5  $\mu$ A = 15.4 ms

Other time delays can be obtained by changing the  $C_D$  capacitor value.






Figure 11. Reset Timing

#### Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 12) is:

$$P_{D(max)} = [V_{I(max)} - V_{Q(min)}]I_{Q(max)}$$
(1)  
+ V\_{I(max)}I\_{q}

where

V<sub>I(max)</sub> is the maximum input voltage, V<sub>O(min)</sub> is the minimum output

voltage,

I<sub>Q(max)</sub> is the maximum output current for the application,

 $I_q \qquad \mbox{is the quiescent current the regulator consumes} \\ \mbox{at } I_{Q(max)}.$ 

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{0JA}$  can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}C - T_A}{P_D}$$
(2)

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in Equation NO TAG will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 12. Single Output Regulator with Key Performance Parameters Labeled

#### Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta JA}$ :

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
(3)


where

- $R_{\theta JC}$  is the junction–to–case thermal resistance,
- $R_{\theta CS}$  is the case–to–heatsink thermal resistance,
- $R_{\theta SA}$  is the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are

functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.

Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/D.



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV8665DS50G	D2PAK (Pb-Free)	50 Units / Rail
NCV8665DS50R4G	D2PAK (Pb-Free)	800 / Tape & Reel
NCV8665D50G	SOIC-8 (Pb-Free)	98 Units / Rail
NCV8665D50R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
the right to make changes without furth purpose, nor does <b>onsemi</b> assume as	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr- of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	roducts for any particular	

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB PAGE				

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.


7.

8

COLLECTOR, #1

COLLECTOR, #1

# onsemi



DOCUMENT NUMBER:	98ASH01006A	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	D2PAK 5-LEAD		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>