# Analog **Multiplexers/Demultiplexers**

The NLHV4051, NLHV4052, and NLHV4053 analog multiplexers are digitally-controlled analog switches. The NLHV4051 effectively implements an SP8T solid state switch, the NLHV4052 a DP4T, and the NLHV4053 a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

#### Features

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range  $(V_{DD} V_{EE}) = 3.0$  to 18 V Note:  $V_{EE}$  must be  $\leq V_{SS}$
- Linearized Transfer Characteristics
- Low-noise  $12 \text{ nV}/\sqrt{\text{Cycle}}$ ,  $f \ge 1.0 \text{ kHz}$  Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R<sub>ON</sub>, Use the HC4051, HC4052, or HC4053 High-Speed CMOS Devices
- These Devices are Pb-Free and are RoHS Compliant

# MAXIMUM BATINGS (Volta

$\begin{tabular}{ c c c c c } \hline Symbol & Parameter & Value & Unit \\ \hline V_{DD} & DC Supply Voltage Range & -0.5 to +18.0 & V \\ \hline V_{in}, & Input or Output Voltage Range & -0.5 to V_{DD} + 0.5 & V \\ \hline V_{out} & Input or Output Voltage Range & -0.5 to V_{DD} + 0.5 & V \\ \hline DC or Transient) (Referenced to V_{SS} for Control Inputs and V_{EE} for Switch I/O) & -0.5 to V_{DD} + 0.5 & V \\ \hline I_{in} & Input Current (DC or Transient) & +10 & mA \\ \hline I_{SW} & Switch Through Current & \pm 25 & mA \\ \hline P_D & Power Dissipation per Package (Note 1) & 500 & mW \\ \hline T_A & Ambient Temperature Range & -55 to +125 & ^C \\ \hline T_{stg} & Storage Temperature (8–Second Soldering) & 260 & ^C \\ \hline \end{tabular}$	MAXIMON HATINGS (Voltages Relefenced to VSS)								
$\begin{tabular}{ c c c c c } \hline (Referenced to V_{EE}, V_{SS} \ge V_{EE}) & & & & & \\ \hline (Referenced to V_{EE}, V_{SS} \ge V_{EE}) & & & & & \\ \hline (DC \ or \ Transient) \ (Referenced to V_{SS} \ for \ Control Inputs and V_{EE} \ for \ Switch I/O) & & & & \\ \hline (DC \ or \ Transient) \ (Referenced to V_{SS} \ for \ Control Inputs and V_{EE} \ for \ Switch I/O) & & & \\ \hline I_{in} & Input \ Current \ (DC \ or \ Transient) \ +10 & mA \ per \ Control \ Pin & & & \\ \hline I_{SW} & Switch \ Through \ Current & & & & \\ \hline P_D & Power \ Dissipation \ per \ Package \ (Note \ 1) & & & \\ \hline T_A & Ambient \ Temperature \ Range & & & & & -65 \ to \ +125 & \ ^C C \ \hline T_{stg} & Storage \ Temperature \ Range & & & & & -65 \ to \ +150 & \ ^C C \ \hline \ C \ C \ C \ C \ C \ C \ C \ C $	Symbol	Parameter	Value	Unit					
Vout     (DC or Transient) (Referenced to V <sub>SS</sub> for Control Inputs and V <sub>EE</sub> for Switch I/O)       I <sub>in</sub> Input Current (DC or Transient) per Control Pin     +10     mA       I <sub>sw</sub> Switch Through Current     ±25     mA       P <sub>D</sub> Power Dissipation per Package (Note 1)     500     mW       T <sub>A</sub> Ambient Temperature Range     -55 to +125     °C       T <sub>stg</sub> Storage Temperature Range     -65 to +150     °C	V <sub>DD</sub>	DC Supply Voltage Range (Referenced to $V_{EE}$ , $V_{SS} \ge V_{EE}$ )	-0.5 to +18.0	V					
Image: per Control Pin     ±25     mA       I <sub>SW</sub> Switch Through Current     ±25     mA       P <sub>D</sub> Power Dissipation per Package (Note 1)     500     mW       T <sub>A</sub> Ambient Temperature Range     -55 to +125     °C       T <sub>stg</sub> Storage Temperature Range     -65 to +150     °C		(DC or Transient) (Referenced to V <sub>SS</sub> for	-0.5 to V <sub>DD</sub> + 0.5	V					
PD     Power Dissipation per Package (Note 1)     500     mW       TA     Ambient Temperature Range     -55 to +125     °C       Tstg     Storage Temperature Range     -65 to +150     °C	l <sub>in</sub>		+10	mA					
T <sub>A</sub> Ambient Temperature Range -55 to +125 °C   T <sub>stg</sub> Storage Temperature Range -65 to +150 °C	I <sub>SW</sub>	Switch Through Current	±25	mA					
T <sub>stg</sub> Storage Temperature Range     -65 to +150     °C	PD	Power Dissipation per Package (Note 1)	500	mW					
· sig	T <sub>A</sub>	Ambient Temperature Range	–55 to +125	°C					
T <sub>L</sub> Lead Temperature (8–Second Soldering) 260 °C	T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C					
	TL	Lead Temperature (8-Second Soldering)	260	°C					

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub>, V<sub>EE</sub> or V<sub>DD</sub>). Unused outputs must be left open.




# **ON Semiconductor®**

www.onsemi.com

SOIC-16 TSSOP-16 **D SUFFIX** DT SUFFIX CASE 751B CASE 948F



8 8 8 8 8 8 8 NLHVG 405x AWLYWW . . . . . . . . . SOIC-16



= Year

х

Α

v


= Work Week WW. W

= Pb-Free Package G or =

(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



#### **ELECTRICAL CHARACTERISTICS**

				–55°C			25°C			125°C	
Characteristic	Symbol	V <sub>DD</sub>	Test Conditions	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages	Referer	nced to V <sub>EE</sub> )								
Power Supply Voltage Range	V <sub>DD</sub>	-	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I <sub>DD</sub>	5.0 10 15	$\begin{array}{l} \mbox{Control Inputs:} \\ V_{in} = V_{SS} \mbox{ or } V_{DD}, \\ \mbox{Switch I/O: } V_{EE} \leq V_{I/O} \leq \\ V_{DD}, \mbox{ and } \Delta V_{switch} \leq \\ \mbox{500 mV (Note 3)} \end{array}$	_ _ _	5.0 10 20		0.005 0.010 0.015	5.0 10 20	- -	150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I <sub>D(AV)</sub>	5.0 10 15	$T_A = 25^{\circ}C$ only (The channel component, $(V_{in} - V_{out})/R_{on}$ , is not included.)		Typical	(	0.07 μA/kHz 0.20 μA/kHz 0.36 μA/kHz	) f + I <sub>DD</sub>	)		μΑ
CONTROL INPUTS — INHI	BIT, A, B,	C (Volta	ages Referenced to V <sub>SS</sub> )						. (	1/2	
Low-Level Input Voltage	V <sub>IL</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	- - -	1.5 3.0 4.0	-	2.25 4.50 6.75	1.5 3.0 4.0	<u>-</u> <u>-</u>	1.5 3.0 4.0	V
High-Level Input Voltage	V <sub>IH</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11	-	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	V
Input Leakage Current	l <sub>in</sub>	15	V <sub>in</sub> = 0 or V <sub>DD</sub>	-	±0.1	$\langle Q \rangle$	±0.00001	±0.1	-	1.0	μA
Input Capacitance	C <sub>in</sub>	-		-	<u>~</u> 0	-	<b>5</b> .0	7.5	-	-	pF
SWITCHES IN/OUT AND CO	OMMONS	OUT/I	N — X, Y, Z (Voltages Refere	nced to	V <sub>EE</sub> )	, <b>O`</b>	NA	•			
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	-	Channel On or Off	0	VDD	PO FO	<u> </u>	V <sub>DD</sub>	0	V <sub>DD</sub>	V <sub>PP</sub>
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)	ΔV <sub>switch</sub>	Ē	Channel On	¢C	600	0	-	600	0	300	mV
Output Offset Voltage	Voo	7-2	V <sub>in</sub> = 0 V, No Load	-	-	_	10	-	-	-	μV
ON Resistance	Ron	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV} \\ (\text{Note 3)} \ V_{in} = V_{IL} \text{ or } V_{IH} \\ (\text{Control}), \text{ and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$	- - -	800 400 220		250 120 80	1050 500 280	- - -	1200 520 300	Ω
$\Delta ON$ Resistance Between Any Two Channels in the Same Package	ΔR <sub>on</sub>	5.0 10 15	6	- - -	70 50 45		25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off-Channel Leakage Current (Figure 10)	I <sub>off</sub>	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel	-	±100	-	±0.05	±100	-	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	-	Inhibit = V <sub>DD</sub>	-	-	-	10	-	-	-	pF
Capacitance, Common O/I	C <sub>O/I</sub>	-	Inhibit = V <sub>DD</sub> (NLHV4051) (NLHV4052) (NLHV4053)	- -	- -		60 32 17	- -		- - -	pF
Capacitance, Feedthrough (Channel Off)	C <sub>I/O</sub>		Pins Not Adjacent Pins Adjacent	-			0.15 0.47	-	-		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.


For voltage drops across the switch ( $\Delta V_{switch}$ ) > 600 mV (> 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn, i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the З. Maximum Ratings are exceeded. (See first page of this data sheet.)


Characteristic	Symbol	V <sub>DD</sub> – V <sub>EE</sub> Vdc	Typ (Note 5) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output (R <sub>L</sub> = 1 kΩ) NLHV4051	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 26.5 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 11 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.06 ns/pF) C <sub>L</sub> + 9.0 ns		5.0 10 15	35 15 12	90 40 30	
NLHV4052 $t_{PLH}$ , $t_{PHL}$ = (0.17 ns/pF) C <sub>L</sub> + 21.5 ns $t_{PLH}$ , $t_{PHL}$ = (0.08 ns/pF) C <sub>L</sub> + 8.0 ns $t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 7.0 ns		5.0 10 15	30 12 10	75 30 25	ns
NLHV4053 $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) \text{ C}_{L} + 16.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 4.0 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_{L} + 3.0 \text{ ns}$		5.0 10 15	25 8.0 6.0	65 20 15	ns
Inhibit to Output (R <sub>L</sub> = 10 kΩ, V <sub>EE</sub> = V <sub>SS</sub> ) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level NLHV4051	t <sub>РН</sub> д, t <sub>РLZ</sub> , t <sub>РZH</sub> , t <sub>РZL</sub>	5.0 10 15	350 170 140	700 340 280	ns
NLHV4052		5.0 10 15	300 155 125	600 310 250	ns
NLHV4053		5.0 10 15	<b>5</b> <sup>275</sup> 140 110	550 280 220	ns
Control Input to Output (R <sub>L</sub> = 1 kΩ, V <sub>EE</sub> = V <sub>SS</sub> ) NLHV4051	tрін, tрні	0 5.0 10 15	360 160 120	720 320 240	ns
NLHV4052	NTAFF	5.0 10 15	325 130 90	650 260 180	ns
NLHV4053	TATIVI	5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion ( $R_L = 10K\Omega$ , f = 1 kHz) $V_{in} = 5 V_{PP}$	_	10	0.07	-	%
Bandwidth (Figure 7) (R <sub>L</sub> = 50 Ω, V <sub>in</sub> = 1/2 (V <sub>DD</sub> -V <sub>EE</sub> ) p-p, C <sub>L</sub> = 50pF 20 Log (V <sub>out</sub> /V <sub>in</sub> ) = - 3 dB)	BW	10	17	-	MHz
Off Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega$ , $V_{in} = 1/2$ ( $V_{DD} - V_{EE}$ ) p-p $f_{in} = 4.5$ MHz — NLHV4051 $f_{in} = 30$ MHz — NLHV4052 $f_{in} = 55$ MHz — NLHV4053	-	10	-50	-	dB
Channel Separation (Figure 8) ( $R_L = 1 \ k\Omega$ , $V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ p-p$ , $f_{in} = 3.0 \ MHz$	-	10	-50	-	dB
Crosstalk, Control Input to Common O/I (Figure 9) ( $R_1 = 1 \ k\Omega$ , $R_L = 10 \ k\Omega$ Control t <sub>TLH</sub> = t <sub>THL</sub> = 20 ns, Inhibit = V <sub>SS</sub> )	_	10	75	-	mV


#### ELECTRICAL CHARACTERISTICS (Note 4) (C1 = 50 pF, TA = 25°C) (VFF ≤ VSS unless otherwise indicated)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.







## **TEST CIRCUITS**




Figure 5.  $\Delta V$  Across Switch






Figure 6. Propagation Delay Times, Control and Inhibit to Output




Common O/I

NOTE: See also Figures 7 and 8 in the MC14016B data sheet.





## TYPICAL RESISTANCE CHARACTERISTICS



#### **APPLICATIONS INFORMATION**

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.

The digital control logic levels are determined by  $V_{DD}$ and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$ voltage is logic low. For the example,  $V_{DD} = +5$  V = logic high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$ and  $V_{EE}$ . The  $V_{DD}$  voltage determines the maximum recommended peak above  $V_{SS}$ . The  $V_{EE}$  voltage determines the maximum swing below  $V_{SS}$ . For the example,  $V_{DD} - V_{SS} = 5$  V maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5$  V maximum swing below  $V_{SS}$ . The example shows a ±4.5 V signal which allows a 1/2 volt margin at each peak. If voltage transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However,  $V_{SS}$  must be greater than or equal to  $V_{EE}$ . For example,  $V_{DD} = +10$  V,  $V_{SS} = +5$  V, and  $V_{EE} - 3$  V is acceptable. See the Table below.




Figure B. External Germanium or Schottky Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

V <sub>DD</sub> In Volts	V <sub>SS</sub> In Volts	V <sub>EE</sub> In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+8	0	8	+8/0	+8 to -8 = 16 V <sub>p-p</sub>
+5	0	-12	+5/0	+5 to -12 = 17 V <sub>p-p</sub>
+5	0	0	+5/0	+5 to 0 = 5 V <sub>p–p</sub>
+5	0	-5	+5/0	+5 to –5 = 10 V <sub>p–p</sub>
+10	+5	-5	+10/ +5	+10 to $-5 = 15 V_{p-p}$

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLHV4051DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLHV4051DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

NLHV4052DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLHV4052DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

NLHV4053DR2G	SOIC-16	2500 / Tape & Reel
(In Development)	(Pb-Free)	
NLHV4053DTR2G	TSSOP-16	2500 / Tape & Reel
(In Development)	(Pb-Free)	
Specifications Brochure, BRD8011/D.		please refer to our Tape and Reel Packaging







#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


#### DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS						
DIM	MIN	МАХ				
A	1.35	1.55	1.75			
A1	0.00	0.05	0.10			
A2	1.35	1.50	1.65			
b	0.35	0.42	0.49			
с	0.19	0.22	0.25			
D		9.90 BSC				
E		6.00 BSC				
E1	3.90 BSC					
е		1.27 BSC				
h	0.25		0.50			
Ĺ	0.40	0.83	1.25			
L1		1.05 REF				
Θ	0.		7'			
TOLERAN	CE OF FC	RM AND	POSITION			
aaa		0.10				
bbb		0.20				
ccc		0.10				
ddd		0.25				
eee		0.10				



DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	PAGE 1 OF 2			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

#### DATE 29 MAY 2024

#### GENERIC MARKING DIAGRAM\*

16	H	H	H	H.	Н	H.	H.	H
		XX	XX	XX	XX	XX	XX(	G
		XX	XX	XX	XX	XX)	XX	хI
	0				ΥW			
1	Π	Н	H	H	Н	Н	H	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	,
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	
6.		6.	NO CONNECTION	6.	BASE. #2	6.	
7.	COLLECTOR		ANODE	7.	- ,	7.	
8.			CATHODE	8.	COLLECTOR. #2	8.	
	BASE		CATHODE		COLLECTOR, #2		BASE. #4
10.	EMITTER		ANODE	10.		10.	- ,
11.	NO CONNECTION	11.	NO CONNECTION	11.		11.	
	EMITTER	12.	CATHODE	12.			EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
PIN 1. 2.	DRAIN, DYE #1 DRAIN, #1	PIN 1. 2.	CATHODE CATHODE	••••	SOURCE N-CH COMMON DRAIN (OUTPUT	)	
	,			PIN 1.			
2.	DRAIN, #1	2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
2. 3.	DRAIN, #1 DRAIN, #2	2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) )	
2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	2. 3. 4.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH	) ) )	
2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	2. 3. 4. 5. 6. 7. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT GOMNON DRAIN (OUTPUT	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #2 SOURCE, #1	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	PAGE 2 OF 2			

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves			

onsemit and OTISCT III are trademarks of Semiconductor Components industrials, LLC dua onsemit or its subsidiaries in the Onited States and/or other countries. Onsemit reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>