

0.5x0.5 inch PCB Module



External Synchronization



IO Control, Connection and Test Pins



1x1 inch PCB Module







IO Control, Connection and Test Pins



2x2 inch PCB Module



ON Semiconductor		
Title		
Size A3	Document Number	Rev 1
Date: 7/10/2020 12:14:19 PM	Sheet 1 of 5	
File: Modules.SchDoc	Drawn by: F. Valero / T. Krecek	



Input Terminals and Test Pins



Input Curent Measurment

Max. 5 A DC !!!



Input Voltage Measurment

Max. 20 V DC !!!



Reverse Polarity



Enable if input voltage is good





Output Voltage Measurment

Max. 20 V DC !!!



Load Transient



Cout







Output Curent Measurment

Max. 5 A DC !!!



Output Terminals and Test Pins

ON Semiconductor		
Title: Strata PCB Module Evaluation Board		
Size: A4	Document Number	Rev: 1
Date: 7/10/2020 12:14:19 PM		Sheet of 5
File: Output_Terminals_Sensing.SchDoc		Drawn by: F. Valero / T. Krecek









5 V Regulator
Max. 150 mA DC !!!





EEPROM



TEMPERATURE SENSOR

```
Connect A0, A1, and A2 depending on type of PCB

Slave address
000 - 0x50 - General purpose
001 - 0x51 - Reserved
010 - 0x52 - Reserved
011 - 0x53 - Reserved
100 - 0x54 - Front end (ACDC)
101 - 0x55 - Middle (DCDC)    <-Slave Addressed Used
110 - 0x56 - Other logic
111 - 0x57 - Strata use only (DLT board)
```



Strata Linked Connector

ON Semiconductor

Title	Strata PCB Module Evaluation Board	
Size A4	Document Number	Rev 1
Date: 7/10/2020 12:14:19 PM		Sheet of 5
File: Strata_Circuits_Terminals.SchDoc		Drawn by: F. Valero / T. Krecek



ON Semiconductor		
Title: Strata PCB Module Evaluation Board		
Size: A4	Document Number	Rev: 1
Date: 7/10/2020 12:14:20 PM		Sheet of 5
File: Strata_Motherboard_TOP.SchDoc		Drawn by: F. Valero / T. Krecek


ON Semiconductor
Strata LV DC–DC Ecosystem
Strata
LOAD TRANSIENT
GND_in
GND_out
U3
U2
U1
EN
I02
I03
PG
GND
Jin
Cin
Vin
1.8V to 18V DC
40V Peak Max !!!
Jout
Cout
Vout
SYNC
I00
I01
Vaux
SDA
SCL
No jumpers for I00, I01, EN, I02 headers
when Strata MCU board is plugged in!
Wireless Strata
Limited PSU Kit
No jumpers for I03, PG headers
when Strata MCU board is plugged in!
RoHS Compliant
Rev. 1