



**ON Semiconductor®**

# **Driving Efficient Power Solutions from Standby to Active Mode (from line to load)**

**Dhaval Dalal**  
**Technical Marketing Director**


**Christophe Basso**  
**Applications Manager**



# Agenda


- Power train overview – new complexities
- Challenges (PSMA roadmap, energy standards)
- Solutions for standby power savings
- Solutions for active mode savings
- Conclusions/Questions

# The Power Train – Line to Load



- Trend towards multiple power processing stages
- New complexity demands system level solutions

# Challenges – A PSMA Perspective



Optimal Topologies  
 Better Components  
 ICs  
 Power Semiconductors

SOURCE:  
 POWER SOURCES  
 MANUFACTURERS ASSOC.

# Regulatory Trends

- Standby power requirements in effect in various parts of the world
  - IEA, Energy-star, Blue Angel, CEECP
  - Requirements depend on type of equipment
  - Input power levels are reducing
  - Only 25% of energy consumed in standby
- Active mode efficiency is the next frontier
  - Test methodology defined (CEC)
  - EPA/CEC sponsored contest
  - Some OEMs driving their own standards



**ON Semiconductor®**

# **Lowering *standby* power Skip-cycle or Frequency foldback?**

Christophe Basso, application manager  
ON Semiconductor, Toulouse, France

## What is **standby** power...?

- A supply is left connected to the line without load, the power drawn from the mains shall be minimum.
  - ➔ battery chargers, AC/DC wall adapters etc.
- A system goes into sleep-mode while still having some intelligent activity.
  - ➔ TV sets (LED is on,  $\mu$ P waiting for remote control), VCRs




EC recommendations:

Rated Input Power	No-load power consumption		
	Phase 1 1.1.2001	Phase 2 1.1.2003	Phase 3 1.1.2005
$\geq 0.3$ W and $< 15$ W	1.0 W	0.75 W	0.30 W
$\geq 15$ W and $< 50$ W	1.0 W	0.75 W	0.50 W
$\geq 50$ W and $< 75$ W	1.0 W	0.75 W	0.75 W




# Where are the *losses* coming from?





**➔ No-load losses can easily go up to 1W!**






Standard connection




Half-wave connection

Only 27% in gain ☹️



High-Voltage Technology



Suppose we want to start-up in 250ms with:

$C_{Vcc} = 22\mu F$ ,  $UVLO = 12V$

Istartup total (IC + capacitor) =  $50\mu A$

Universal mains input, 100 – 370VDC

A 250ms time sequence imposes a current of:  $i = \frac{12 \cdot 22\mu}{250m} = 1mA$

• **Standard connection:**  $R = (100-12)/1m = 88k\Omega$

→  $P@370VDC = 1.55W!$

$$P = \frac{(V_{bulk})^2}{R_{startup}}$$

• **Half-wave connection:**  $28k\Omega$

→  $P@370VDC = 1.22W!$

$$P = \frac{(V_{ac})^2}{2 \cdot R_{startup}}$$

• **High-voltage technology:**

→  $I_{source} = 4mA$ , then startup time equals 66ms

→  $P@370VDC = 13mW!$

$$P = 35\mu \cdot VDC$$

## Switching frequency: *THE* actor in the low-standby tragedy...


« Why not further reducing the duty-cycle? »

- Gate-charge losses are almost independent of duty-cycle
- MOSFET drain-node capacitive losses are not eliminated
- Controller internal activity is still important (all blocks active)
- Minimum duty-cycle is also limited to LEB + prop. delay



Psst! Why don't you decrease the switching frequency?


# The *first* approach: hysteretic regulation




## *Slicing the switching pattern...*

- introduced 20 years ago with the MC33063...
- also called...ripple regulator!
- generates a lot of noise
- Excellent natural standby!

# *Novel* approach: mixing *fixed frequency* and *skip cycle*...





Standard CM controller



CM controller + skip comparator

NCP120X


## NCP120X for noise free operation in standby...



Cycle skipping in standby  
Low peak current!


NCP120X

# A practical solution using *NCP1203/1217*...





A 84mW@230VAC standby power at no-load was measured!

# The controller self-supply: a designer's *nightmare*




- burst frequency is low
- pulse packet is narrow
- can't afford to lose energy...




- ➡
- increase the aux. turn ratio → degrades overload protection
  - decrease the aux. turn ratio → can't self-supply the IC



# Fault detection independent of $V_{cc}$ ..



$V_{cc}$  aux. does not collapse in short-circuit!



Decision point is *independent* of  $V_{cc}$ !

NCP1230

## Frequency reduction via *Quasi-Resonance*



“Switching ON at the *minimum* drain-source voltage...”

### It brings:

- Soft switching  $\Rightarrow$  smaller MOSFET...
- ZVS  $\Rightarrow$  reduced Miller effect on  $Q_g$
- Less EMI noise  $\Rightarrow$  RF friendly
- Discontinuous conduction only  $\Rightarrow$  easy to stabilize
- Core reset offers better short-circuit performance
- With good transformers  $\Rightarrow$  no RCD clamp!



# What are *Hard* and *Soft* switching SMPS??




*EMI is so bad...*



So smooth for EMI!

# Core reset detection ensures *BCM*\* operation




Switching period moves  
w. line and load variations:

$$T_{sw} = I_p \cdot L_p \cdot \left[ \frac{1}{V_{inDC}} + \frac{1}{\left[ \frac{N_p}{N_s} \cdot (V_{out} + V_f) \right]} \right]$$

Bulk ripple introduces  
natural EMI jittering!!

\* BCM = Borderline Conduction Mode


# Free-running operation **needs** a frequency clamp!



\* VFM = Variable Frequency Mode


NCP1205

# The *Feedback* voltage determines the operating mode



NCP1205


# A 30W universal mains demonstration board



Pin @ no-load = 108mW@240VAC!!

NCP1205


# Drain-source waveforms at different power levels



NCP1205




# Frequency reduction via *T<sub>off</sub>* expansion



NCP1215


# Frequency reduction via *T<sub>off</sub>* expansion



Fix max.  $I_p$


NCP1215

# *Toff* expansion brings *extremely* low standby...




NCP1215

# Power Factor Correction – observing the FB signal






# Power Factor Correction – **standby** improvement



Shut-down your PFC in standby-mode and pass the 100mW barrier...


# Power Factor Correction – auto-shutdown controller



- NCP1600 observes the FB signal:
  - a) enters skip mode and maintains  $V_{out}$
  - b) shuts itself off until normal mode
- implements follow-boost mode
- borderline operation with  $F_{sw}$  clamp
- works with any PWM controllers!

NCP1600

# Power Factor Correction – **first** fixed frequency DCM!



$$d_{\text{cycle}} = \frac{t_{\text{cycle}}}{T_{\text{sw}}} = \frac{t_{\text{on}} + t_{\text{dem}}}{T_{\text{sw}}}$$


$$\langle I_{\text{coil}} \rangle_{T_{\text{sw}}} = \frac{V_{\text{in}}}{2 * L} * (t_{\text{on}} * d_{\text{cycle}})$$

Keeping this term constant  
 $\langle I_{\text{coil}} \rangle$  follows  $V_{\text{in}} \dots$

**NCP1601** principle of operation (patented by ON)

NCP1601

# Power Factor Correction – ease of implementation




**NCP1601** a truly simple application schematic!!

NCP1601



## How to measure *low* standby power?



- using a DC supply (e.g. 325V) and measuring incoming I and V
  - the best is to use a good old needle amp-meter which mechanically integrates bursts...
  - the difference between DC results and AC results is around 10-15% more for AC.
- use a wattmeter (highest current sens.) toggled in accumulation mode and integrate W-hours.




# Summary


- **Skip cycle** offers a simple mean to improve standby:
  - ❖ cheapest method to slice the switching pattern
  - ❖ combined with a startup source, it gives good results
  - It generates some output ripple
  - If the skip occurs at high peak, acoustical noise can be heard
- **Free-running Frequency foldback** requires a more complex controller:
  - ❖ implement ZVS operation
  - ❖ offers soft transition between normal operation and light load
  - ❖ generates lower ripple level compared to skip
  - The controllers gains in complexity
  - Discrete valley jumps can make noise
- **Quasi-fixed Ton, Toff expansion** further simplifies the control section:
  - ❖ ease of implementation, both on silicon and final circuit
  - Audio range operation requires peak compression

# Improving PFC Efficiency


- CCM for higher power, CRM/DCM for lower power
- Topology improvements drive component changes



# Follower Boost Waveform (MC33260, NCP1600)



# MC33260 – Apps Diagram



$V_o: 200-400\text{ V} \Rightarrow$

- 33% Reduction in Conduction Losses
- 43% Reduction in Inductor Size

# NCP1650 - CCM PFC Control

Less is more...

## NCP1650

Power Factor Correction Controller

Less power consumption. Less EMI. More value.

True power limiting  
Continuous or discontinuous operation  
Online design tool



## Typical Applications

- power up to 5 kW
- Server Power Converters
- Front end for Distributed Power Systems
- Desktop Power Systems

## Features

- Average Current Mode PWM
- Fixed Frequency Operation
- Continuous or discontinuous mode operation
- Shutdown Function
- **Fast Line/Load Transient Compensation**
- Over Voltage Protection
- **Accurate Power Limit**
- Current Limit
- Brownout Protection

## Benefits

- Unity Power Factor
- Predictable Filtering Requirements
- User Flexibility
- Helps Meet Standby Regulations
- Better Performance to Line or Load Changes
- High Reliability
- Allows use of smaller power components
- Avoids excessive heating


# NCP1650 - Competition

Power Limit Specs	Min	Typ	Max	Unit
NCP1650 Power Multiplier Gain (-40 to 125 deg C)	11.8	12.8	13.3	1/V
	100	108.5	112.7	%
UCCxxxx Power Limit (-40 to 85 deg C) (based on V <sup>2</sup> scheme)	375	420	485	$\mu$ W
	100	112	129.3	%

- NCP1650 cuts the excess power requirement by more than 50% (from 29.3% to 12.7%)
  - These numbers come directly from spec tables
- Other PFC controllers have NO power limiting or offer less accuracy compared to the above

# Improving SMPS Efficiency


- Topology Upgrade (Flyback -> Forward -> Bridge)
- Soft-switching extends range (QR, Active clamp etc)
- Component level improvements (FET, sync rec etc)






# Active Clamp Topology

- Off-line Active Clamp Forward Converters
  - *Clamp Circuit (Switch and cap) resets the core*
  - *This topology allows soft-switching*
  - Synchronous Rectification available naturally




# Single Stage Option

- Elimination of a power processing stage
- Requires single switch, single magnetic, single rectifier & single cap
- Low frequency output ripple can be high
- Ideal for mid-high (12-150) voltage output systems




- Need efficient in-rush protection
- Isolated dc-dc module size shrink drivers
  - Topology
  - Packaging
  - Integration
  - Components
- Architecture shift to IBCs
- Evolution of point of load solutions



# Hot Swap Controller and FET

Controller



Sense Resistor


FET

Current Solution

This approach is complex

Power resistor increases cost and losses


## Fully Integrated controller and FET




- Linear Current Limit
- Thermal Protection
- SOA Operation Guaranteed
- 40 mΩ, 110 Volt FET
- Extremely Simple to Design
- Cost Effective

# NCP1560 Demo Board



## Basic Forward Converter:



## High Efficiency Forward Converter Implemented Using NCP1560:





- **V<sub>in</sub>: 35-75 V (Telecom Input)**
- **V<sub>out</sub>: 3.3 V @ 30 A (100 W)**
- **Dimensions: 2.5" x 3.0" x 0.4"**



# NCP1030 – Low power regulator


NCP103x replaces






# NCP1030 Demonstration Board

- An isolated bias supply for a telecom system was built using the NCP1030. The supply delivers 2 W at 12 V.
- The supply is ideal for biasing a secondary side controller.
- A discontinuous flyback topology is used.
- Application Note AND8119/D describes the bias supply design.
- Please contact your sales representative for availability of demonstration boards.







- Opportunities for efficiency improvement at every stage of the power train
- Newer architectures and components optimized for them will help achieve the goals cost effectively