feedback
评价本网页


需要帮助?


NB7L11M: Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, with CML Outputs and Internal Termination

Overview
Specifications
Datasheet: 2.5V / 3.3V 12Gb/s Differential 1:2 Clock/Data Fan-out Buffer/Translator with CML Outputs & Internal Termination Resistors
Rev. 3 (194.0kB)
»浏览可靠性数据
»查看材料成分
»产品更改通知 (5)
Product Overview
产品说明
The NB7L11M is a differential 1-to-2 clock/data distribution chip with internal source termination and CML output structure, optimized for low skew and minimal jitter. The device produces two identical output copies of clock or data operating up to 8 GHz or 12 Gb/s, respectively.

Inputs incorporate internal 50 Ohm termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), CML, LVCMOS, LVTTL, or LVDS. Differential 16mA CML (Current Mode Logic) output provides matching 50 Ohm terminations, and 400 mV output swings when externally terminated, 50 Ohm to VCC.
特性
 
  • Maximum Input Clock up to 8 GHz Typical
  • Maximum Input Data Rate up to 12Gb/s Typical
  • < 0.5 ps of RMS Clock Jitter
  • < 10 ps of Data Dependent Jitter
  • 30 ps Typical Rise and Fall Times
  • 110 ps Typical Propogation Delay
  • 3 ps Typical Within Device Skew
  • Operatiing Range: VCC = 2.375V to 3.465V with VEE = 0V
  • CML Output Level (400 mV Peak-to-Peak Output) Differential Output Only
  • 50 Ω Internal Input and Output Termination Resistors
  • Functionally Compatible with Existing 2.5V / 3.3V LVEL,LVEP, EP, and SG DEvices
  • Pb-Free Packages are Available
应用
  • OC-48 & OC-192 SONET/SDH data routing
  • Serial Digital HDTV Video Routing
  • ATE High Speed Data Communications Links
技术文档及设计资源
应用注释 (14) 数据表 (1)
仿真模型 (1) 封装图纸 (1)
供货情况和样品
产品
状况
Compliance
具体说明
封装
MSL*
容器
预算价格 (1千个数量的单价)
类型
外形
类型
数量
NB7L11MMNG Active
Pb-free
Halide free
Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, with CML Outputs and Internal Termination QFN-16 485G-01 1 Tube 123 Contact Sales Office
NB7L11MMNR2G Active
Pb-free
Halide free
Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, with CML Outputs and Internal Termination QFN-16 485G-01 1 Tape and Reel 3000 Contact Sales Office
表面贴装器件的潮湿敏感度等级(MSL)(260°C回流温度时测量无铅,235°C回流温度时测量含铅)
市场订货至交货的时间(周) : 2 to 4
Arrow   (Sat Jul 11 08:06:20 MST 2015) : 171
Avnet   (2015-07-09) : <1K
Digikey   (2015-07-09) : <100
Mouser   (2015-07-09) : <100
ON Semiconductor   (2015-07-08) : 7,380
PandS   (2015-07-09) : <100
市场订货至交货的时间(周) : 4 to 8
Avnet   (2015-07-09) : >1K
ON Semiconductor   (2015-07-08) : 6,000
Datasheet: 2.5V / 3.3V 12Gb/s Differential 1:2 Clock/Data Fan-out Buffer/Translator with CML Outputs & Internal Termination Resistors
Rev. 3 (194.0kB)
»浏览可靠性数据
»查看材料成分
»产品更改通知 (5)
Product Overview

Product Compliance Status Description Type Channels Input / Output Ratio Input Level Output Level VCC Typ (V) tJitterRMS Typ (ps) tskew(o-o) Max (ps) tpd Typ (ns) tR & tF Max (ps) fmaxClock Typ (MHz) fmaxData Typ (Mbps) Package Type
 Pb-free 
 Halide free 
 Active     Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, with CML Outputs and Internal Termination   Buffer   1   1:2 
 CML 
 CMOS 
 ECL 
 LVDS 
 TTL 
 CML 
 2.5 
 3.3 
 0.2   15   0.11   60   8000   12000   QFN-16 
 Pb-free 
 Halide free 
 Active     Clock / Data Fanout Buffer / Translator, 2.5 V / 3.3 V, with CML Outputs and Internal Termination   Buffer   1   1:2 
 CML 
 CMOS 
 ECL 
 LVDS 
 TTL 
 CML 
 2.5 
 3.3 
 0.2   15   0.11   60   8000   12000   QFN-16 
之前浏览的产品
清除列表

新产品
 

NB3W800L  3.3 V, 100/133 MHz, Differential 1:8 Push-Pull Clock ZDB/Fanout Buffer for PCIe

  • Eight differential clock output Pairs @ 0.7 V
  • Meets DB800ZL performance requirements
  • Low−power NMOS push−pull HCSL compatible outputs