方案
By Technology
The MC100LVEP34 is a low skew DIV2, DIV4, DIV8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.
The common enable (ENbar) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.
Upon startup, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple LVEP34s in a system. Single-ended CLK input operation is limited to a VCC of ≥ 3.0 V in PECL mode, or VEE ≤ -3.0 V in NECL mode.
搜寻
Close Search
产品:
3
分享
排序方式
产品系列:
┗
可订购器件:
3
产品
状态
CAD Models
Compliance
Package Type
Case Outline
MSL Type
MSL Temp (°C)
Container Type
Container Qty.
ON Target
Type
Input Level
Output Level
VCC Typ (V)
fMax Typ (MHz)
tpd Typ (ns)
tR & tF Max (ps)
Reference Price
MC100LVEP34DG
More Details
MC100LVEP34DTG
Active
Pb
A
H
P
TSSOP-16
1
260
TUBE
96
Y
Divider
CML
ECL
LVDS
ECL
3.3
2800
0.7
200
Price N/A
More Details
MC100LVEP34DTR2G
Active
Pb
A
H
P
TSSOP-16
1
260
REEL
2500
Y
Divider
CML
ECL
LVDS
ECL
3.3
2800
0.7
200
Price N/A
More Details
Show More
1-25 of 25
Products per page
Jump to :
Find and compare products, get support and connect with onsemi sales team.
Contact Sales
分享
导出
Rows
Printer Friendly Version
PDF Format
Excel Format
CSV Format
To proceed order you need to accept Terms
可靠性数据
Die Related Summary Data
Device: MC100LVEP34DG
Equivalent to wafer fab process: MOSAIC
产品技术
产品技术
等效器件小时
平均故障间隔时间/平均无故障时间(按小时计算)
FITS
MOSAIC
0
476668904
More Details
Re-calculate Data
Data is based on the following assumptions.
Note: The temperature and confidence level may be adjusted to your requirements.
Disclaimer: A reliability FIT rate calculated using this tool shall not be used for any functional safety purpose. In case a raw FIT rate needs to be estimated for a component which is targeted to be used in a safety critical application (i.e. compliant to ISO 26262 standard) it should be calculated according to generic safety standards (IEC62380, IEC61709, SN29500, FIDES, etc.)