The MC100EPT26 is a 1:2 Fanout Differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package and the 1:2 fanout design of the EPT26 makes it ideal for applications which require the low skew duplication of a signal in a tightly packed PC board.
The VBB output allows the EPT26 to be used in a single-ended input mode. In this mode the VBB output is tied to the D0bar input for a non-inverting buffer or the D0 input for an inverting buffer. If used, the VBB pin should be bypassed to ground via a 0.01 uF capacitator.
搜寻
Close Search
产品:
4
分享
排序方式
产品系列:
┗
可订购器件:
4
产品
状态
CAD Models
Compliance
Package Type
Case Outline
MSL Type
MSL Temp (°C)
Container Type
Container Qty.
ON Target
Channels
Input Level
Output Level
VCC Typ (V)
fMax Typ (MHz)
tpd Typ (ns)
tR & tF Max (ps)
参考价格
Show More
1-25 of 25
Products per page
Jump to :
联系安森美销售团队获得支持,查询或者对比产品细节。
联系销售
分享
导出
Rows
Printer Friendly Version
PDF Format
Excel Format
CSV Format
To proceed order you need to accept Terms
可靠性数据
Die Related Summary Data
Device: MC100EPT26DG
Equivalent to wafer fab process: MOSAIC
产品技术
产品技术
等效器件小时
平均故障间隔时间/平均无故障时间(按小时计算)
FITS
MOSAIC
0
476668904
More Details
Re-calculate Data
Data is based on the following assumptions.
Note: The temperature and confidence level may be adjusted to your requirements.
Disclaimer: A reliability FIT rate calculated using this tool shall not be used for any functional safety purpose. In case a raw FIT rate needs to be estimated for a component which is targeted to be used in a safety critical application (i.e. compliant to ISO 26262 standard) it should be calculated according to generic safety standards (IEC62380, IEC61709, SN29500, FIDES, etc.)